

Pakorn Watanachaturaporn
pakorn.wa@KMITL.ac.th

01076244 Advanced Digital System Design

Bachelor Program in Computer Engineering (B.Eng.)
Faculty of Engineering

King Mongkut's Institute of Technology Ladkrabang

Clocked Synchronous State-Machine Design

1. Construct a State / output table corresponding to word description or specification, using mnemonic names for the states.
State / output table
2. (Optional) Minimize the number of state in the state/output table.
State minimization
3. Choose a set of state - variable to the named state.
State assignment
4. Substitute the state-variable combination into the state/output table to create a transition/ output table that shows the desired next state - variable combination and output for each state/input combination.
Transition / output table

5. Choose a flip-flop (e.g. D or JK) for the state memory.
6. Construct an excitation table that shows the excitation values required to obtain the desired next state for each/input combination.
Excitation table
7. Derive excitation from the excitation table.
Excitation equations
8. Derive output equations from the transition/output table.
Output equations
9. Draw a logic diagram that shows the state-variable storage elements and realized the required excitation and output equations.
Logic diagram

State-Table Design Example

มี input เข้า 1 สามี 2

Design a clocked synchronous state machine with two inputs, A and B, and a single output Z that is 1 if :

A same กับ 2 ตัว ก่อน CLK ที่ปัจจุบัน

- A had the same value at each of the two previous clock ticks, or
B ผู้นี้, จะคงค่าไว้
- B has been 1 since the last time that the first condition was true.


Otherwise, the output should be 0.

มิฉะนั้น O/P = 0

The output Z is 1 if :

- A had the same value at each of the two previous clock ticks, or
- B has been 1 since the last time that the first condition was true.

Otherwise, the output should be 0.



ทำให้เห็น Timing diagram for example state machine

แบบ哪กัน Is it a Mealy or Moore machine?

Ans: Moore machine - its o/p depends only on the current State


The output Z is 1 if :

input 2 ตัวต้อง เนี่ยองกัน

- A had the same value at each of the two previous clock ticks, or
- B has been 1 since the last time that the first condition was true.

Otherwise, the output should be 0.

Z is 1 as long as B = 1



Meaning	S	A B				Z
		00	01	11	10	
Initial state	INIT	A0	A0	A1	A1	0
Got a 0 on A	...	OK	OK	A1	A1	0 ↪ 2 CLK ไม่ same กัน
Got a 1 on A	...	A0	A0	OK	OK	0
Got two equal A input OK		?	OK	OK	?	1
what state would be ?						S*



We do NOT know what was the previous input !!!

Our defined state does NOT "remember" enough
to tell which way to go


The output Z is 1 if :

- A had the same value at each of the two previous clock ticks, or
 - B has been 1 since the last time that the first condition was true.

Otherwise, the output should be 0.




OK = CLK เท่ากับ 2 ตัว แล้ว same กัน $\Rightarrow Z=1$




The output Z is 1 if :

- A had the same value at each of the two previous clock ticks, or
- B has been 1 since the last time that the first condition was true.

Otherwise, the output should be 0.



Meaning	S	A B				z
		00	01	11	10	
Initial state	INIT	A0	A0	A1	A1	0
Got a 0 on A		A0				0
Got a 1 on A		A1				0
		<hr/>				S*




Meaning	S	A B				z
		00	01	11	10	
Initial state	INIT	A0	A0	A1	A1	0
Got a 0 on A		A0				0
Got a 1 on A		A1				0
Got two equal A inputs	OK	?	OK	OK	?	1
		<hr/>				S*


The output Z is 1 if :

- A had the same value at each of the two previous clock ticks, or
- B has been 1 since the last time that the first condition was true.

Otherwise, the output should be 0.



Meaning	S	A B				Z
		00	01	11	10	
Initial state	INIT	A0	A0	A1	A1	0
Got a 0 on A	A0	OK	OK	A1	A1	0
Got a 1 on A	A1					0
Got two equal A inputs	OK				1	
		<hr/>				S*




Meaning	S	A B				Z
		00	01	11	10	
Initial state	INIT	A0	A0	A1	A1	0
Got a 0 on A	A0	OK	OK	A1	A1	0
Got a 1 on A	A1	AO	AO	OK	OK	0
Got two equal A inputs	OK					1
		<hr/>				S*


The output Z is 1 if :

- A had the same value at each of the two previous clock ticks, or
- B has been 1 since the last time that the first condition was true.

Otherwise, the output should be 0.



Meaning	S	AB				Z
		00	01	11	10	
Initial state	INIT	A0	A0	A1	A1	0
Got a 0 on A	A0	OK	OK	A1	A1	0
Got a 1 on A	A1	A0	A0	OK	OK	0
Got two equal A inputs	OK					1
		<hr/>				S*




Meaning	S	A B				Z
		00	01	11	10	
Initial state	INIT	A0	A0	A1	A1	0
Got a 0 on A	A0	OK	OK	A1	A1	0
Got a 1 on A	A1	A0	A0	OK	OK	0
Got two equal A inputs	OK	?	OK	OK	?	1
		<hr/>				S*


The output Z is 1 if :

- A had the same value at each of the two previous clock ticks, or
- B has been 1 since the last time that the first condition was true.

Otherwise, the output should be 0.



Meaning	S	A B				Z
		00	01	11	10	
Initial state	INIT	A0	A0	A1	A1	0
Got a 0 on A	A0	OK	OK	A1	A1	0
Got a 1 on A	A1	A0	A0	OK	OK	0
Got two equal A inputs	OK	?	OK	OK	?	1
<hr/>						
S*						




Meaning	S	A B				Z
		00	01	11	10	
Initial state	INIT	A0	A0	A1	A1	0
Got a 0 on A	A0				A1	A1
Got a 1 on A	A1	A0	A0	OK	OK	0

S*


The output Z is 1 if :

- A had the same value at each of the two previous clock ticks, or
- B has been 1 since the last time that the first condition was true.

Otherwise, the output should be 0.



Meaning	S	A B				z
		00	01	11	10	
Initial state	INIT	A0	A0	A1	A1	0
Got a 0 on A	A0	OK0	OK0	A1	A1	0
Got a 1 on A	A1	A0	A0	OK1	OK1	0
Two equal, A=0 last	OK0				1	
Two equal, A=1 last	OK1				1	
		S*				




Meaning	S	A B				Z
		00	01	11	10	
Initial state	INIT	A0	A0	A1	A1	0
Got a 0 on A	A0	OK0	OK0	A1	A1	0
Got a 1 on A	A1	A0	A0	OK1	OK1	0
Two equal, A=0 last	OK0					1
Two equal, A=1 last	OK1					1
		S*				

The output Z is 1 if :

- A had the same value at each of the two previous clock ticks, or
- B has been 1 since the last time that the first condition was true.


Otherwise, the output should be 0.



5 state ใช้ FF ≥ 3 ตัว

วิธีการ?

Meaning	S	A B				z
		00	01	11	10	
Initial state	INIT	A0	A0	A1	A1	0
Got a 0 on A	A0	OK0	OK0	A1	A1	0
Got a 1 on A	A1	A0	A0	OK1	OK1	0
Two equal, A=0 last	OK0	OK0	OK0	OK1	A1	1
Two equal, A=1 last	OK1	OK1	OK1	OK0	OK0	1
		S*				



Meaning	S	A B				Z
		00	01	11	10	
Initial state	INIT	A0	A0	A1	A1	0
Got a 0 on A	A0	OK0	OK0	A1	A1	0
Got a 1 on A	A1	A0	A0	OK1	OK1	0
Two equal, A=0 last	OK0	OK0	OK0	OK1	A1	1
Two equal, A=1 last	OK1	OK1	OK1	OK0	OK0	1
		S*				

State Minimization

ក្នុង state មួយនេះ តូចខាក់

Meaning	S	A B				Z
		00	01	11	10	
Initial state	INIT	A0	A0	A1	A1	0
Got a 0 on A	A0	OK0	OK0	A1	A1	0
Got a 1 on A	A1	A0	A0	OK1	OK1	0
Two equal, A=0 last	OK0	OK0	OK0	OK1	A1	1
Two equal, A=1 last	OK1	A0	OK0	OK1	OK1	1
					S*	

Minimal state table

Meaning	S	A B				Z
		00	01	11	10	
Initial state	INIT	A0	A0	A1	A1	0
Got a 0 on A	A0	OK00	OK00	A1	A1	0
Got a 1 on A	A1	A0	A0	OK11	OK11	0
Got 00 on A	OK00	OK00	OK00	OKA1	A1	1
Got 11 on A	OK11	A0	OKA0	OK11	OK11	1
OK, got a 0 on A	OKA0	OK00	OK00	OKA1	A1	1
OK, got a 1 on A	OKA1	A0	OKA0	OK11	OK11	1
					S*	

Meaning	S	A B				Z
		00	01	11	10	
Initial state	INIT	A0	A0	A1	A1	0
Got a 0 on A	A0	OK00	OK00	A1	A1	0
Got a 1 on A	A1	A0	A0	OK11	OK11	0
Got 00 on A	OK00	OK00	OK00	A001	A1	1
Got 11 on A	OK11	A0	A110	OK11	OK11	1
Got 001 on A, B=1	A001	A0	AE10	OK11	OK11	1
Got 110 on A, B=1	A110	OK00	OK00	AE01	A1	1
Got bb...10 on A, B=1	AE10	OK00	OK00	AE01	A1	1
Got bb...01 on A, B=1	AE01	A0	AE10	OK11	OK11	1
				S*		

Two Non-minimal state table

Two state S1 and S2 are equivalent if:

1. S1 and S2 must produce the same values at the state-machine output(s).
2. For each input combination, S1 and S2 must have either the same next state or equivalent next state.

เท่ากันเท่ากัน


Meaning	S	AB					Z
		00	01	11	10		
Initial state	INIT	A0	A0	A1	A1	0	
Got a 0 on A	A0	OK00	OK00	A1	A1	0	
Got a 1 on A	A1	A0	A0	OK11	OK11	0	
Got 00 on A	OK00	OK00	OK00	OKA1	A1	1	
Got 11 on A	OK11	A0	OKA0	OK11	OK11	1	
OK, got a 0 on A	OKA0	OK00	OK00	OKA1	A1	1	
OK, got a 1 on A	OKA1	A0	OKA0	OK11	OK11	1	

→ ใช้แทนได้พัฒนาไป S^*
bec. พื้นเดิม (can change)

Same → Can do it

∴ เป็น equivalent รัน
bec. equivalent รัน

Meaning	S	A B				Z
		00	01	11	10	
Initial state	INIT	A0	A0	A1	A1	0
Got a 0 on A	A0	OK00	OK00	A1	A1	0
Got a 1 on A	A1	A0	A0	OK11	OK11	0
Got 00 on A	OK00	OK00	OK00	A001	A1	1
Got 11 on A	OK11	A0	A110	OK11	OK11	1
Got 001 on A, B=1	A001	A0	AE10	OK11	OK11	1
Got 110 on A, B=1	A110	OK00	OK00	AE01	A1	1
Got bb...10 on A, B=1	AE10	OK00	OK00	AE01	A1	1
Got bb...01 on A, B=1	AE01	A0	AE10	OK11	OK11	1
S*						



State Assignment

- A Coded state is the binary combination assigned to a particular state.
- The total number of state in a machine with n flip-flops is 2^n , so the number of flip-flops needed to code s states is $\lceil \log_2 s \rceil$, the smallest integer greater than or equal to $\log_2 s$.

$\lceil \cdot \rceil$ = "ceiling" $f^{\#}$ = ปดขึ้น
 $\lfloor \cdot \rfloor$ = "flooring" $f^{\#}$. ปดลง

S	A B				Z
	00	01	11	10	
INIT	A0	A0	A1	A1	0
A0	OK0	OK0	A1	A1	0
A1	A0	A0	OK1	OK1	0
OK0	OK0	OK0	OK1	A1	1
OK1	A0	OK0	OK1	OK1	1

S*

ໄລຍ່ຈໍາເປັນຕົວເປັນວ່າໃຫ້ດີກຳສົດ Assignment ອໜ້າພ້ອງ state ທີ່ເປັນ 1

State name	Simplest Q1 - Q3	Decomposed Q1 - Q3	One-hot Q1 - Q5	Almost one-hot Q1 - Q4
INIT	000	000	00001	0000
A0	001	100	00010	0001
A1	010	101	00100	0010
OK0	011	110	01000	0100
OK1	100	111	10000	1000

Binary counting order

Q1 is for stating the initial state
(occur only once)

use one bit per state "no-hot" for initial state

ແກ້ໄຂ

- The simplest state assignment does not always lead to the simplest excitation equations, output equations, and resulting logic circuit.
- Most digital designers rely on experience and several practical guidelines for making reasonable state assignments.

- Choose an initial coded state into which the machine can easily be forced at reset (00 ... 00 or 11 ... 11 in typical circuits).
ท. var เป็นชนน์น้อยสุด
- Minimize the number of state variable that change on each transition.
- If there are unused states, then choose the "best" of the available state-variable combinations to achieve the foregoing goals; i.e., do not limit the choice of coded states to the first s n -bit integers.

ไม่จำเป็นว่าเลขต้องเรียงกัน

Counting ชากสุก “อธิบาย”

และการเป็นกลุ่ม

- Decompose the set of state variables into individual bits or fields where each bit or field has a well-defined meaning with respect to the input effects or output behavior of the machine.
- Consider using more than minimum number of state variables to make a decomposed assignment possible.
- Etc.

When the number of states available with n flip-flops, 2^n , is greater than the number of states required, s .

Two possible approaches:

- Minimal risk.

- Assume that it is possible for the state machine somehow to get into one of the unused (or "illegal") states : hardware failure, an unexpected input, or a design error.
- Therefore, all of the unused state-variable combination are identified, and explicit next state entries are made so that, for any input combination, the unused states go to the "initial" state, the "idle" state, or some other "safe" state.

ໄຟຊີໄປໃນນີ້ ຂອງເພື່ອຫາຍໍ

- Minimal cost.

- Assume that the machine will never enter an unused state.
- Therefore, in the transition and excitation tables, the next-state entries of the unused states can be marked as "don't-cares."
In most case, this simplifies the excitation logic.
- However, the machine's behavior if it ever does enter an unused state may be pretty weird.

ເຫັນໄວອອກອ່າງວັນ ໄລຕົວກຳສໄຣເພີ່ມ

Synthesis Using D Flip-Flops

ເລືອກ "Decompose"

S	A B				Z
	00	01	11	10	
INIT	A0	A0	A1	A1	0
A0	OK0	OK0	A1	A1	0
A1	A0	A0	OK1	OK1	0
OK0	OK0	OK0	OK1	A1	1
OK1	A0	OK0	OK1	OK1	1


S*

State / output table

Q1	Q2	Q3	A B				Z
			00	01	11	10	
000			100	100	101	101	0
100			110	110	101	101	0
101			100	100	111	111	0
110			110	110	111	101	1
111			100	110	111	111	1

Q1* Q2* Q3*

Transition / output table
(possibly minimized)




			A B				
Q1	Q2	Q3	00	01	11	10	Z
000	100	100	100	101	101	101	0
100	110	110	110	101	101	101	0
101	100	100	100	111	111	111	0
110	110	110	110	111	111	101	1
111	100	110	110	111	111	111	1

Transition / output table
(possibly minimized)


			A B				
Q1	Q2	Q3	00	01	11	10	Z
000	100	100	100	100	101	101	0
100	110	110	110	110	101	101	0
101	100	100	100	100	111	111	0
110	110	110	110	110	111	101	1
111	100	110	110	110	111	111	1

Excitation / output table



A B				Z			
Q1	Q2	Q3	00	01	11	10	
000	100	100	101	101	101	101	0
100	110	110	101	101	101	101	0
101	100	100	111	111	111	111	0
110	110	110	111	111	101	101	1
111	100	110	111	111	111	111	1

Excitation / output table



$$\Rightarrow D_1 = Q_1 + Q_2' \cdot Q_3'$$

A B				Z			
Q1	Q2	Q3	00	01	11	10	
000	100	100	100	101	101	101	0
100	110	110	110	101	101	101	0
101	100	100	100	111	111	111	0
110	110	110	110	111	111	101	1
111	100	110	110	111	111	111	1

Excitation / output table

D2		A B		A		
Q2 Q3		00	01	11	10	
00	00	0	0	0	0	
01	01	0	0	0	0	
11	11	0	0	0	0	
10	10	0	0	0	0	

Q1=0 B

D2		A B		A		
Q2 Q3		00	01	11	10	
00	00	1	1	0	0	$Q_1 \cdot Q_3' \cdot A'$
01	01	0	0	1	1	$Q_1 \cdot Q_3 \cdot A$
11	11	0	1	1	1	$Q_1 \cdot Q_2 \cdot B$
10	10	1	1	1	0	

Q1=1 B


$$D_2 = Q_1 \cdot Q_3' \cdot A + Q_1 \cdot Q_3 \cdot A + Q_1 \cdot Q_2 \cdot B$$

A B			Z
Q1	Q2	Q3	
00	01	11	10
00	100	100	101
100	110	110	101
101	100	100	111
110	110	110	101
111	100	110	111






$$Z = Q_1 \cdot Q_2 \cdot Q_3' + Q_1 \cdot Q_2 \cdot Q_3 \\ + Q_1 \cdot Q_2$$

Excitation / output table



$$D_3 = Q_1 \cdot A \\ Q_2' \cdot Q_3' \cdot A$$

In case “don’t-cares” are used in the unused states.



$$D1 = 1$$

$$D2 = Q1 \cdot Q3' \cdot A + Q3 \cdot A + Q2 \cdot B$$


$$D3 = A$$

$$D1 = 1$$

$$Z = Q1 \cdot Q2$$

$$D2 = Q1 \cdot Q3' \cdot A + Q3 \cdot A + Q2 \cdot B$$

$$D3 = A$$



Synthesis Using J-K Flip-Flops

Q	Q*	J	K
0	0	0	d
0	1	1	d
1	0	d	1
1	1	d	0

ขั้นตอนที่ FF ที่เราเลือก

			A	B			
Q1	Q2	Q3	00	01	11	10	Z
000	100	100	101	101	101	101	0
100	110	110	101	101	101	101	0
101	100	100	111	111	111	111	0
110	110	110	111	101	101	101	1
111	100	110	111	111	111	111	1

Q1* Q2* Q3*

Transition / output table
(possibly minimized)



			A	B			
Q1	Q2	Q3	00	01	11	10	Z
000			1d, 0d, 0d	1d, 0d, 0d	1d, 0d, 1d	1d, 0d, 1d	0
100			d0, 1d, 0d	d0, 1d, 0d	d0, 0d, 1d	d0, 0d, 1d	0
101			d0, 0d, d1	d0, 0d, d1	d0, 1d, d0	d0, 1d, d0	0
110			d0, d0, 0d	d0, d0, 0d	d0, d0, 1d	d0, d1, 1d	1
111			d0, d1, d1	d0, d0, d1	d0, d0, d0	d0, d0, d0	1

J1 K1 , J2 K2 , J3 K3

Excitation / output table

Excitation maps for J1, K1

Assuming that unused states go to state 000

		A			
		00	01	11	10
		Q2 Q3	Q2 Q3	Q2 Q3	Q2 Q3
Q2	00	1	1	1	1
	01	0	0	0	0
	11	0	0	0	0
	10	0	0	0	0
Q1=0		B			

		A			
		00	01	11	10
		Q2 Q3	Q2 Q3'	Q2 Q3	Q2 Q3
Q2	00	d	d	d	d
	01	d	d	d	d
	11	d	d	d	d
	10	d	d	d	d
Q1=1		B			

$$J_1 = Q_2 \cdot Q_3'$$


		A			
		00	01	11	10
		Q2 Q3	Q2 Q3	Q2 Q3	Q2 Q3
Q2	00	d	d	d	d
	01	d	d	d	d
	11	d	d	d	d
	10	d	d	d	d
Q1=0		B			

		A			
		00	01	11	10
		Q2 Q3	Q2 Q3'	Q2 Q3	Q2 Q3
Q2	00	0	0	0	0
	01	0	0	0	0
	11	0	0	0	0
	10	0	0	0	0
Q1=1		B			


$$K_1 = 0$$

Excitation maps for J2, K2

Assuming that unused states go to state 000




$$J_2 = Q_1 Q_3' \cdot A' + Q_1 \cdot Q_3 \cdot A$$




$$K_2 = Q_1' + Q_3' \cdot A \cdot B' + Q_3 \cdot A' \cdot B'$$

Excitation maps for J3, K3

Assuming that unused states go to state 000



$$J3 = Q2' \cdot A + Q1 \cdot A$$



$$K3 = Q1' + A'$$

จົ່ງສູນ FF ກໍ່ເກີໂຈ

Excitation equations using J-K flip-flops by putting d's in all of the unused state entries

$$J_1 = 1$$


$$J_2 = Q_1 \cdot Q_3 \cdot A' + Q_3 \cdot A$$

$$J_3 = A$$

$$K_1 = 0$$

$$K_2 = Q_3' \cdot A \cdot B' + Q_3 \cdot A' \cdot B'$$

$$K_3 = A'$$



Q & A