

Pakorn Watanachaturaporn
pakorn.wa@KMITL.ac.th

01076244 Advanced Digital System Design

Bachelor Program in Computer Engineering (B.Eng.)
Faculty of Engineering
King Mongkut's Institute of Technology Ladkrabang

Clocked Synchronous State-Machine Design

1. Construct a _____ corresponding to _____ or _____, using mnemonic names for the states.
2. (Optional) Minimize the _____ in the state/output table.
3. Choose a set of _____ to the named state.
4. _____ the state-variable combination into the state/output table to create _____ that shows the desired _____ combination and _____ for each state/input combination

5. Choose a _____ for the state memory.
6. Construct _____ that shows the _____
_____ required to obtain the desired next
state for each/input combination.
7. Derive _____ from the _____.
8. Derive _____ from the transition/output
table.
9. _____ that shows the state-variable
storage elements and realized the required excitation
and output equations.

State-Table Design Example

Design a clocked synchronous state machine with two inputs, A and B, and a single output Z that is 1 if :


- A had the same value at each of the two previous clock ticks, *or*
- B has been 1 since the last time that the first condition was true.

Otherwise, the output should be 0.

The output Z is 1 if :

- A had the same value at each of the two previous clock ticks, or
- B has been 1 since the last time that the first condition was true.

Otherwise, the output should be 0.




Timing diagram for example state machine

The output Z is 1 if :

- A had the same value at each of the two previous clock ticks, *or*
- B has been 1 since the last time that the first condition was true.

Otherwise, the output should be 0.




Meaning	S	A B				Z
		00	01	11	10	
Initial state	INIT					0
	...					
	...					
	...					
S*						


The output Z is 1 if :

- A had the same value at each of the two previous clock ticks, *or*
- B has been 1 since the last time that the first condition was true.

Otherwise, the output should be 0.



Meaning	S	A B				Z
		00	01	11	10	
Initial state	INIT					0
...	...					
...	...					
...	...					
S*						




Meaning	S	A B				Z
		00	01	11	10	
Initial state	INIT					0
Got a 0 on A	A0					0
Got a 1 on A	A1					0
S*						


The output Z is 1 if :

- A had the same value at each of the two previous clock ticks, *or*
- B has been 1 since the last time that the first condition was true.

Otherwise, the output should be 0.



Meaning	S	A B				Z
		00	01	11	10	
Initial state	INIT	A0	A0	A1	A1	0
Got a 0 on A	A0					0
Got a 1 on A	A1					0
S*						




Meaning	S	A B				Z
		00	01	11	10	
Initial state	INIT	A0	A0	A1	A1	0
Got a 0 on A	A0					0
Got a 1 on A	A1					0
Got two equal A inputs	OK					1
S*						


The output Z is 1 if :

- A had the same value at each of the two previous clock ticks, *or*
- B has been 1 since the last time that the first condition was true.

Otherwise, the output should be 0.



Meaning	S	A B				Z
		00	01	11	10	
Initial state	INIT	A0	A0	A1	A1	0
Got a 0 on A	A0	OK	OK	A1	A1	0
Got a 1 on A	A1					0
Got two equal A inputs	OK					1
S*						




Meaning	S	A B				Z
		00	01	11	10	
Initial state	INIT	A0	A0	A1	A1	0
Got a 0 on A	A0	OK	OK	A1	A1	0
Got a 1 on A	A1					0
Got two equal A inputs	OK					1
S*						


The output Z is 1 if :

- A had the same value at each of the two previous clock ticks, *or*
- B has been 1 since the last time that the first condition was true.

Otherwise, the output should be 0.



Meaning	S	A B				Z
		00	01	11	10	
Initial state	INIT	A0	A0	A1	A1	0
Got a 0 on A	A0	OK	OK	A1	A1	0
Got a 1 on A	A1	A0	A0	OK	OK	0
Got two equal A inputs	OK					1
S*						




Meaning	S	A B				Z
		00	01	11	10	
Initial state	INIT	A0	A0	A1	A1	0
Got a 0 on A	A0	OK	OK	A1	A1	0
Got a 1 on A	A1	A0	A0	OK	OK	0
Got two equal A inputs	OK		OK	OK		1
S*						


The output Z is 1 if :

- A had the same value at each of the two previous clock ticks, *or*
- B has been 1 since the last time that the first condition was true.

Otherwise, the output should be 0.



Meaning	S	A B				Z
		00	01	11	10	
Initial state	INIT	A0	A0	A1	A1	0
Got a 0 on A	A0	OK	OK	A1	A1	0
Got a 1 on A	A1	A0	A0	OK	OK	0
Got two equal A inputs	OK	?	OK	OK	?	1




Meaning	S	A B				Z
		00	01	11	10	
Initial state	INIT	A0	A0	A1	A1	0
Got a 0 on A	A0			A1	A1	0
Got a 1 on A	A1	A0	A0			0

S*


The output Z is 1 if :

- A had the same value at each of the two previous clock ticks, *or*
- B has been 1 since the last time that the first condition was true.

Otherwise, the output should be 0.



Meaning	S	A B				Z
		00	01	11	10	
Initial state	INIT	A0	A0	A1	A1	0
Got a 0 on A	A0	OK0	OK0	A1	A1	0
Got a 1 on A	A1	A0	A0	OK1	OK1	0
Two equal, A=0 last	OK0					1
Two equal, A=1 last	OK1					1
S*						




Meaning	S	A B				Z
		00	01	11	10	
Initial state	INIT	A0	A0	A1	A1	0
Got a 0 on A	A0	OK0	OK0	A1	A1	0
Got a 1 on A	A1	A0	A0	OK1	OK1	0
Two equal, A=0 last	OK0					1
Two equal, A=1 last	OK1					1
S*						


The output Z is 1 if :

- A had the same value at each of the two previous clock ticks, *or*
- B has been 1 since the last time that the first condition was true.

Otherwise, the output should be 0.



Meaning	S	A B				Z
		00	01	11	10	
Initial state	INIT	A0	A0	A1	A1	0
Got a 0 on A	A0	OK0	OK0	A1	A1	0
Got a 1 on A	A1	A0	A0	OK1	OK1	0
Two equal, A=0 last	OK0	OK0	OK0	OK1	A1	1
Two equal, A=1 last	OK1					1
S*						



Meaning	S	A B				Z
		00	01	11	10	
Initial state	INIT	A0	A0	A1	A1	0
Got a 0 on A	A0	OK0	OK0	A1	A1	0
Got a 1 on A	A1	A0	A0	OK1	OK1	0
Two equal, A=0 last	OK0	OK0	OK0	OK1	A1	1
Two equal, A=1 last	OK1					1
S*						

State Minimization

Meaning	S	A B				Z
		00	01	11	10	
Initial state	INIT	A0	A0	A1	A1	0
Got a 0 on A	A0	OK00	OK00	A1	A1	0
Got a 1 on A	A1	A0	A0	OK11	OK11	0
Got 00 on A	OK00	OK00	OK00	OKA1	A1	1
Got 11 on A	OK11	A0	OKA0	OK11	OK11	1
OK, got a 0 on A	OKA0	OK00	OK00	OKA1	A1	1
OK, got a 1 on A	OKA1	A0	OKA0	OK11	OK11	1
S*						

Meaning	S	A B				Z
		00	01	11	10	
Initial state	INIT	A0	A0	A1	A1	0
Got a 0 on A	A0	OK0	OK0	A1	A1	0
Got a 1 on A	A1	A0	A0	OK1	OK1	0
Two equal, A=0 last	OK0	OK0	OK0	OK1	A1	1
Two equal, A=1 last	OK1	A0	OK0	OK1	OK1	1
S*						

Minimal state table

Meaning	S	A B				Z
		00	01	11	10	
Initial state	INIT	A0	A0	A1	A1	0
Got a 0 on A	A0	OK00	OK00	A1	A1	0
Got a 1 on A	A1	A0	A0	OK11	OK11	0
Got 00 on A	OK00	OK00	OK00	A001	A1	1
Got 11 on A	OK11	A0	A110	OK11	OK11	1
Got 001 on A, B=1	A001	A0	AE10	OK11	OK11	1
Got 110 on A, B=1	A110	OK00	OK00	AE01	A1	1
Got bb...10 on A, B=1	AE10	OK00	OK00	AE01	A1	1
Got bb...01 on A, B=1	AE01	A0	AE10	OK11	OK11	1
S*						

Two state S1 and S2 are equivalent if:

1. S1 and S2 must _____ at the state-machine output(s).
2. For each input combination, S1 and S2 must have either _____
_____ or _____.

Meaning	S	A B				Z
		00	01	11	10	
Initial state	INIT	A0	A0	A1	A1	0
Got a 0 on A	A0	OK00	OK00	A1	A1	0
Got a 1 on A	A1	A0	A0	OK11	OK11	0
Got 00 on A	OK00	OK00	OK00	OKA1	A1	1
Got 11 on A	OK11	A0	OKA0	OK11	OK11	1
OK, got a 0 on A	OKA0	OK00	OK00	OKA1	A1	1
OK, got a 1 on A	OKA1	A0	OKA0	OK11	OK11	1

S*

Meaning	S	A B				Z
		00	01	11	10	
Initial state	INIT	A0	A0	A1	A1	0
Got a 0 on A	A0	OK00	OK00	A1	A1	0
Got a 1 on A	A1	A0	A0	OK11	OK11	0
Got 00 on A	OK00	OK00	OK00	A001	A1	1
Got 11 on A	OK11	A0	A110	OK11	OK11	1
Got 001 on A, B=1	A001	A0	AE10	OK11	OK11	1
Got 110 on A, B=1	A110	OK00	OK00	AE01	A1	1
Got bb...10 on A, B=1	AE10	OK00	OK00	AE01	A1	1
Got bb...01 on A, B=1	AE01	A0	AE10	OK11	OK11	1
S*						

State Assignment

- A _____ is the binary combination assigned to a particular state.
- The _____ in a machine with n flip-flops is 2^n , so the number of flip-flops needed to code s states is $\lceil \log_2 s \rceil$, the smallest integer greater than or equal to $\log_2 s$.

S	A B				Z
	00	01	11	10	
INIT	A0	A0	A1	A1	0
A0	OK0	OK0	A1	A1	0
A1	A0	A0	OK1	OK1	0
OK0	OK0	OK0	OK1	A1	1
OK1	A0	OK0	OK1	OK1	1
S*					

Assignment

State name	Simplest Q1 - Q3	Decomposed Q1 - Q3	One-hot Q1 - Q5	Almost one-hot Q1 - Q4
INIT	000	000	00001	0000
A0	001	100	00010	0001
A1	010	101	00100	0010
OK0	011	110	01000	0100
OK1	100	111	10000	1000

- The simplest state assignment _____ to the simplest excitation equations, output equations, and resulting logic circuit.
- Most digital designers rely on _____ and _____ for making reasonable state assignments.

- Choose _____ into which the machine can easily be forced at reset (00 ... 00 or 11 ... 11 in typical circuits).
- _____ that change on each transition.
- If there are unused states, then _____ of the available state-variable combinations to _____; *i.e.*, _____ the choice of coded states to the first s n -bit integers.

- _____ the set of state variables into _____
_____ where each bit or field has a _____
_____ with respect to the _____ or _____
_____ of the machine.
- Consider using _____ number of state variables to make a decomposed assignment possible.
- Etc.

When the number of states available with n flip-flops, 2^n , is greater than the number of states required, s .

Two possible approaches:

- Minimal risk.

- Assume that it is possible for the state machine somehow to get into one of the unused _____ states : hardware failure, an unexpected input, or a design error.
- Therefore, all of the unused state-variable combination are _____, and _____ are made so that, for any input combination, the unused states go to the _____ state, the _____ state, or some other _____ state.

- Minimal cost.

- Assume that the machine _____ an unused state.
- Therefore, in the transition and excitation tables, the next-state entries of the unused states can be marked as _____.
In most case, this simplifies the excitation logic.
- However, the machine's behavior if it ever does enter an unused state may be pretty weird.


Synthesis Using D Flip-Flops

S	A B				Z
	00	01	11	10	
INIT	A0	A0	A1	A1	0
A0	OK0	OK0	A1	A1	0
A1	A0	A0	OK1	OK1	0
OK0	OK0	OK0	OK1	A1	1
OK1	A0	OK0	OK1	OK1	1
S*					

State / output table

Q1 Q2 Q3	A B				Z
	00	01	11	10	
000	100	100	101	101	0
100	110	110	101	101	0
101	100	100	111	111	0
110	110	110	111	101	1
111	100	110	111	111	1
Q1* Q2* Q3*					

Transition / output table
(possibly minimized)




			A B				
Q1	Q2	Q3	00	01	11	10	Z
0	0	0	100	100	101	101	0
1	0	0	110	110	101	101	0
1	0	1	100	100	111	111	0
1	1	0	110	110	111	101	1
1	1	1	100	110	111	111	1
			Q1*	Q2*	Q3*		

Transition / output table
(possibly minimized)


			A B				
Q1	Q2	Q3	00	01	11	10	Z
0	0	0	100	100	101	101	0
1	0	0	110	110	101	101	0
1	0	1	100	100	111	111	0
1	1	0	110	110	111	101	1
1	1	1	100	110	111	111	1
			D1 D2 D3				

Excitation / output table



			A B				
Q1	Q2	Q3	00	01	11	10	Z
000			100	100	101	101	0
100			110	110	101	101	0
101			100	100	111	111	0
110			110	110	111	101	1
111			100	110	111	111	1
			D1	D2	D3		

Excitation / output table



Q1 Q2 Q3	A B				Z
	00	01	11	10	
000	100	100	101	101	0
100	110	110	101	101	0
101	100	100	111	111	0
110	110	110	111	101	1
111	100	110	111	111	1

Excitation / output table

D2

Q2 Q3		A B		A	
		00	01	11	10
Q2	00	0	0	0	0
	01	0	0	0	0
	11	0	0	0	0
	10	0	0	0	0

Q1=0


Q2 Q3		A B		A	
		00	01	11	10
Q2	00	1	1	0	0
	01	0	0	1	1
	11	0	1	1	1
	10	1	1	1	0

Q1=1


$Q1 \cdot Q3' \cdot A'$
 $Q1 \cdot Q3 \cdot A$
 $Q1 \cdot Q2 \cdot B$

			A B				
Q1	Q2	Q3	00	01	11	10	Z
000			100	100	101	101	0
100			110	110	101	101	0
101			100	100	111	111	0
110			110	110	111	101	1
111			100	110	111	111	1
			D1	D2	D3		

Excitation / output table



In case “don't-cares” are used in the unused states.




$$D1 = 1$$

$$D2 = Q1 \cdot Q3' \cdot A + Q3 \cdot A + Q2 \cdot B$$

$$D3 = A$$

$$Z = Q1 \cdot Q2$$



Synthesis Using J-K Flip-Flops

Q	Q*	J	K
0	0	0	d
0	1	1	d
1	0	d	1
1	1	d	0

A B					
Q1 Q2 Q3	00	01	11	10	Z
000	100	100	101	101	0
100	110	110	101	101	0
101	100	100	111	111	0
110	110	110	111	101	1
111	100	110	111	111	1
Q1* Q2* Q3*					

Transition / output table
(possibly minimized)



A B					
Q1 Q2 Q3	00	01	11	10	Z
000	1d , 0d , 0d	1d , 0d , 0d	1d , 0d , 1d	1d , 0d , 1d	0
100	d0 , 1d , 0d	d0 , 1d , 0d	d0 , 0d , 1d	d0 , 0d , 1d	0
101	d0 , 0d , d1	d0 , 0d , d1	d0 , 1d , d0	d0 , 1d , d0	0
110	d0 , d0 , 0d	d0 , d0 , 0d	d0 , d0 , 1d	d0 , d1 , 1d	1
111	d0 , d1 , d1	d0 , d0 , d1	d0 , d0 , d0	d0 , d0 , d0	1
J1 K1 , J2 K2 , J3 K3					

Excitation / output table





Excitation maps for J1, K1

Assuming that unused states go to state 000





Excitation maps for J2, K2

Assuming that unused states go to state 000



Excitation maps for J3, K3

Assuming that unused states go to state 000



Excitation equations using J-K flip-flops by putting **d's** in all of the unused state entries

$$J1 = 1$$


$$J2 = Q1 \cdot Q3 \cdot A' + Q3 \cdot A$$

$$J3 = A$$

$$K1 = 0$$

$$K2 = Q3' \cdot A \cdot B' + Q3 \cdot A' \cdot B'$$

$$K3 = A'$$



Q & A