

ECE 449 Project


Description

- Design and implement a 16-bit CPU


Milestones


- Preliminary Design Review **March 4, 2024**
 - Concrete Specifications
 - High Level Block Design
 - Format A instructions
- Format B Instructions **March 11, 2024**
- Format L Instructions **March 25, 2024**
- Final Design Review and Project Demo
(TBD) April 4&8 2024
- Final Project Report (TBD) --- Final exam date

- Basys 3



- FPGA
- STM32F0DISCOVERY Board







Format A




Format A0



Format A1



Format A2




Format A3

16-bit (A Format)


Mnemonic	Op-code	Function	Type	Syntax
NOP	0	Nothing	A0	<i>NOP</i>
ADD	1	$R[ra] \leftarrow R[rb] + R[rc];$	A1	<i>ADD ra,rb,rc</i>
SUB	2	$R[ra] \leftarrow R[rb] - R[rc];$	A1	<i>SUB ra,rb,rc</i>
MUL	3	$R[ra] \leftarrow R[rb] \times R[rc];$	A1	<i>MUL ra,rb,rc</i>
NAND	4	$R[ra] \leftarrow R[ra] \text{ NAND } R[rb];$	A1	<i>NAND ra,rb,rc</i>
SHL	5	$n := c1 < 3 \dots 0 > ;$ $(n 0) \rightarrow (R[ra] < 15 \dots 0 > \leftarrow R[ra] < 15 - n \dots 0 > \#(n@0));$ $(n=0) \rightarrow ();$	A2	<i>SHL ra#n</i>
SHR	6	$n := c1 < 3 \dots 0 > ;$ $(n 0) \rightarrow (R[ra] < 15 \dots 0 > \leftarrow (n@0) \# R[ra] < 15 \dots n >);$ $(n=0) \rightarrow ();$	A2	<i>SHR ra#n</i>
TEST	7	$(R[ra] = 0) \rightarrow Z \leftarrow 1; \text{ else } \rightarrow Z \leftarrow 0;$ $(R[ra] < 0) \rightarrow N \leftarrow 1; \text{ else } \rightarrow N \leftarrow 0;$	A3	<i>TEST ra</i>
OUT	32	$\text{OUT.PORT} \leftarrow R[ra];$	A3	<i>OUT ra</i>
IN	33	$R[ra] \leftarrow \text{IN.PORT};$	A3	<i>IN ra</i>

Multiplication needs to be refined. This will affect the TEST and the flags

Format B (Branch)



Format B1




Format B2

16-bit (B Format)


Mne- monic	Op- code	Function	Type	Syntax
BRR	64	$PC \leftarrow PC + 2 * \text{disp.l} \{ \text{sign extended 2's complement} \}$	B1	$BRR + \text{disp.l}$
BRR.N	65	$(N=1) \rightarrow PC \leftarrow PC + 2 * \text{disp.l} \{ \text{sign extended 2's complement} \};$ $(N=0) \rightarrow PC \leftarrow PC + 2 \{ \text{2's complement} \};$	B1	$BRR.N + \text{disp.l}$
BRR.Z	66	$(Z=1) \rightarrow PC \leftarrow PC + 2 * \text{disp.l} \{ \text{sign extended 2's complement} \};$ $(Z=0) \rightarrow PC \leftarrow PC + 2 \{ \text{2's complement} \};$	B1	$BRR.Z + \text{disp.l}$
BR	67	$PC \leftarrow R[\text{ra}] + 2 * \text{disp.s} \{ \text{sign extended 2's complement} \}$	B2	$BR \text{ ra} + \text{disp.s}$
BR.N	68	$(N=1) \rightarrow PC \leftarrow R[\text{ra}] \{ \text{word aligned} \} + 2 * \text{disp.s} \{ \text{sign extended 2's complement} \};$ $(N=0) \rightarrow PC \leftarrow PC + 2 \{ \text{2's complement} \};$	B2	$BR.N \text{ ra} + \text{disp.s}$
BR.Z	69	$(Z=1) \rightarrow PC \leftarrow R[\text{ra}] \{ \text{word aligned} \} + 2 * \text{disp.s} \{ \text{sign extended 2's complement} \};$ $(Z=0) \rightarrow PC \leftarrow PC + 2 \{ \text{2's complement} \};$	B2	$BR.Z \text{ ra} + \text{disp.s}$
BR.SUB	70	$r7 \leftarrow PC + 2; PC \leftarrow R[\text{ra}] \{ \text{word aligned} \} + 2 * \text{disp.s} \{ \text{sign extended 2's complement} \};$	B2	$BR.SUB \text{ ra} + \text{disp.s}$
RETURN	71	$PC \leftarrow r7;$	A0	<i>RETURN</i>

For the PC operations, the argument is the value of the PC just before the instruction is fetched, while the result is the value of the PC at the conclusion of the execution of the instruction.

Formal L (load/store)



Format L.1



Format L.2


16-bit (L Format)

Mnemonic	Op-code	Function	Type	Syntax
LOAD	16	$R[r.dest] \leftarrow M[R[r.src]];$	L2	<i>LOAD r.dest, r.src</i> <i>LOAD r.drst, @r.src</i>
STORE	17	$M[R[r.dest]] \leftarrow R[r.src];$	L2	<i>STORE r.dest, r.src</i> <i>STORE @r.dest, r.src</i>
LOADIMM	18	$(m.l=1) \rightarrow R7\langle 15 \cdots 8 \rangle \leftarrow imm;$ $(m.l=0) \rightarrow R7\langle 7 \cdots 0 \rangle \leftarrow imm;$	L1	<i>LOADIMM.upper #n</i> <i>LOADIMM.lower #n</i>
MOV	19	$R[r.dest] \leftarrow R[r.src];$	L2	<i>MOV dest, src</i>

16-bit (Optional)


Mne- monic	Op- code	Function		
PUSH	96	$M[SP--] \leftarrow R[ra];$	A3	<i>PUSH ra</i>
POP	97	$R[rb] \leftarrow M[++SP];$	A3	<i>POP ra</i>
LOAD.SP	98	$SP \leftarrow R[ra];$	A3	<i>LOAD.SP ra</i>
RTI	99	$PC \leftarrow M[++SP];$ {Z,N} restored	A0	<i>RTI</i>

Write Back



Pinout of Processor


- Interrupt is **optional**



Resets

- Reset and execute causes the system to execute the user's code
- Reset and load causes the system to load the user's code into RAM
- Explanations and detailed specifications will follow in this [slide](#)

System Description



Comments on the system architecture -RAM

- A dual ported RAM is used to ensure that instruction and data traffic is separated (Harvard architecture)
- The RAM serializes the access requests arbitrarily.
- The suggested ([slide 22](#)) RAM implementation is a synchronous one and it allows the specification of the delay (in clock cycles) of the read data to appear on the data_out port of the RAM.

Comments on the system architecture -ROM

- ROM is used to store a rudimental BIOS.
- ROM and its BIOS will be provided to you
- The main functionality of the BIOS is
 - Load user code into the appropriate location in RAM
 - Execute user code

Resets

- The two resets implement the load and execute functionality of the BIOS
- Both clear the PC
- **Reset and Execute** *vectors* to address 0x0000 while **Reset and Load** *vectors* to address 0x0002.
- At each address, the developer has introduced the appropriate branch (BRR) instruction that vectors to the reset-handling routine (this is part of the BIOS)

ROM, RAM and ports

- ROM is 1024-byte large starting at address 0x0000
- RAM is a 1024 byte block starting at address 0x0400
- We use memory-mapped ports. The input port is located at 0xFFFF0 while the output port is at 0xFFFF2

RAM module

- Please use the dual port distributed RAM macro `XPM_MEMORY_DPDISTRAM` from Xilinx XPM macro group
- This macro can configure a dual ported memory where port A can be used for both reading and writing while port B can only be used for reading only (from memory).

Comments

- Your Lab demonstrator will elaborate in lab.
- The lab [website](#) has the instruction set specs
- We shall discuss main pipelining issues in the next few weeks.