
# ECE 449 Project



### Pinout of Processor


Interrupt is optional



#### Resets

- Reset and execute causes the system to execute the user's code
- Reset and load causes the system to load the user's code into RAM
- Explanations and detailed specifications will follow in slide <u>7</u>

## System Description



#### Comments on the system architecture -RAM

- A dual ported RAM is used to ensure that instruction and data traffic is separated (Harvard architecture)
- The RAM serializes the access requests arbitrarily.
- The suggested (slide 9) RAM implementation is a synchronous one and it allows the specification of the delay (in clock cycles) of the read data to appear on the data\_out port.

#### Comments on the system architecture -ROM

- ROM is used to store a rudimental BIOS.
- ROM and its BIOS will be provided to you
- The main functionality of the BIOS is
  - Load user code into the appropriate location in RAM
  - Execute user code

#### Resets

- The two resets implement the load and execute functionality of the BIOS
- Both clear the PC
- Reset and Execute vectors to address 0x0000 while Reset and Load vectors to address 0x0002.
- At each address, the developer has introduced the appropriate branch (BRR) instruction that vectors to the reset-handling routine (this is part of the BIOS)

## ROM, RAM and ports

- ROM is 1024-byte large starting at address 0x0000
- RAM is a 1024 byte block starting at address 0x0400
- We use memory-mapped ports. The input port is located at 0xFFF0 while the output port is at 0xFFF2

#### RAM module


- Please use the dual port distributed RAM macro XPM\_MEMORY\_DPDISTRAM from Xilinx XPM macro group
- This macro can configure a dual ported memory where port A can be used for both reading and writing while port B can only be used for reading only (from memory).

#### Instruction Format

- Three types of instructions
  - A-Format
    - e.g. arithmetic instructions
  - B-Format
    - e.g. branch instructions
  - L-Format
    - e.g. load and store instructions

#### A-Format Instructions

#### **Arithmetic Instructions:**



Format A3

e.g.:

ADD r3,r2,r1

15	9	8	6	5	3	2	0
000001		0	11	01	10	0	01

#### **B-Format Instructions**

#### **Branch Instructions:**

15	9	9	8			0
	op-code (BRR)			disp.l		
			Format B1			'
15	9	9	8 6	5	3 2	0
	op-code (BR)		ra		disp.s	

Format B2

e.g.:

BR r3+0x8

15	9	8	6	5	0
1000011		0	11	0	01000

• • •

..

BR.SUB r2+072

...

subroutine:

• • •

return

Register r7 plays the additional role of a Link Register used in subroutine call&return

BR.SUB rx+disp The current program counter is placed in r7 while the PC is loaded with the target address (i.e. (rx)+2\*disp) **BR.SUB** 0X1A· 0X1C: subroutine:

PC: 1A PC+2 1C r7:

return

For the PC operations, the argument is the value of the PC just before the instruction is fetched, while the result is the value of the PC at the conclusion of the execution of the instruction.

- LR: a dedicated register for br.sub instructions
  - br.sub: PC+2 is loaded into r7
  - return: PC is loaded with r7

... PC: 8A

0X1A: BR.SUB

r7: 1C

0X1C: ...

subroutine:

0X88: return

The contents of PC shown are those immediately after return was fetched

- LR: a dedicated register for br.sub instructions
  - br.sub: PC+2 is loaded into r7
  - return: PC is loaded with r7

...

DX1A: BR.SUB

r7: 1C

0X1C: ...


subroutine: The contents of PC shown are those

immediately after return completed execution

0X88: return

#### L-Format

#### Load/Store Instructions



Format L.2

e.g.: LOAD r1,@r2

or LOAD r.dest,r.src

LOAD r1,r2


15	9	8	6	5	3	2	0
0010000		0	01	0′	10	Х	XX

## Project

 A processor that executes every program written in the instruction set

#### **Processor Architecture**

- 1)Datapath
  - Includes components, alu, register file, memory, ...
- 2)Controller
  - Controls flow of instruction and data in datapath



## **Instruction Memory**

We need a container to hold instructions



Please see slide 4 and subsequent discussing memory specifications

# Register File

A place for r0...r7

Memory

Reg File

## Alu

#### A unit for arithmetic calculations

Memory

Reg File



## **Data Memory**

A unit that holds data


Memory

Reg File




Memory

## Pipeline Architecture



## 5-Stages Datapath


Up to now, design of main components



## 5-Stages Datapath

Up to now, design of main components

Complete the datapath for every instruction gradually




## 5-Stages Datapath

Up to now, design of main components


Complete the datapath for every instruction gradually

e.g. ADD instruction




#### PC


#### A component that holds address of Inst. Memory (PC)




## Fetch




## ADD




## Decode




### **ADD**




# Execution Stage




## ADD





## Memory Access




### Write Back











# Revising Our Design












#### Other Instructions


We should repeat similar steps for other instructions

#### Controller





The controller controls all the stages of the pipeline. It may be distributed, hierarchical or centralized

### Execute




# Memory Access






#### Controller

#### **Design Controller Base on Control Signals in Data-Path**



#### **State Machine**



## State Machine Implementation

```
parameter [3:0]
          RESET=0,DECODE=1;
always @(negedge clk)
          if(rst)
                     begin
                     state = RESET:
                                                                         rst
                                                                                     reset=1
                     //deactivate all control signals
                     end
          else
                     begin
                     case(state)
                                                                     decode
                                RESET:
                                           begin
                                           state=DECODE:
                                end
                                DECODE: begin
                                           if(opcode=ADD)
                                                                 Op=load
                                end
                                default:
                                         state=RESET:
                     endcase
                     end
```

## Implementation Strategy

First Design Datapath


Design Controller base on Data-Path

Connect Controller and Data-Path

## Designing Datapath


- Necessary Components
  - Program Counter
  - Instruction/Data Memory
  - ALU
  - Register File
  - •

## Datapath Hierarchy




## Simulate each Component

Post-Route Simulation



## Wiring CPU (Top Module)



## Designing for Hazards

- Hazards Because of Pipeline
  - Data Hazard
  - Control Hazard

## Simulate and Implement

- Simulating Complete CPU
- Implementation (Pin Assignment)