# **Chapter 54 Enhanced Flex Pulse Width Modulator (eFlexPWM)**

## 54.1 Chip-specific FlexPWM information

Table 54-1. Reference links to related information

Topic	Related module(s)	Reference
System memory map	-	System Memory Map
Clocking	CCM	Clock Management
		Clock Control Module (CCM)
Power management	PMU	Power Management
		Power Management Unit
Signal multiplexing	IOMUX	External Signals and Pin Multiplexing
		IOMUX
Interrupts, DMA Events and XBAR Assignments	-	Interrupts, DMA Events and XBAR Assignments

#### NOTE

In this device, PWMx\_EXTB is not applicable. It also does not support external ADC input. Also there is No NanoEdge placement block in this device.

## 54.2 Introduction

The pulse width modulator (PWM) module contains PWM submodules, each of which is set up to control a single half-bridge power stage. Fault channel support is provided.

This PWM module can generate various switching patterns, including highly sophisticated waveforms. It can be used to control all known motor types and is ideal for controlling different Switched Mode Power Supplies (SMPS) topologies as well.

#### **54.2.1 Features**

- 16 bits of resolution for center, edge-aligned, and asymmetrical PWMs
- Fractional PWM clock generation for enhanced resolution of the PWM period and duty cycle
- Dithering to simulate enhanced resolution when fine edge placement is not available
- PWM outputs that can operate as complementary pairs or independent channels
- Ability to accept signed numbers for PWM generation
- Independent control of both edges of each PWM output
- Support for synchronization to external hardware or other PWM
- Double buffered PWM registers
  - Integral reload rates from 1 to 16
  - Half cycle reload capability
- Multiple output trigger events can be generated per PWM cycle via hardware
- Support for double switching PWM outputs
- Fault inputs can be assigned to control multiple PWM outputs
- Programmable filters for fault inputs
- Independently programmable PWM output polarity
- Independent top and bottom deadtime insertion
- Each complementary pair can operate with its own PWM frequency and deadtime values
- Individual software control for each PWM output
- All outputs can be programmed to change simultaneously via a FORCE\_OUT event
- PWM\_X pin can optionally output a third PWM signal from each submodule
- Channels not used for PWM generation can be used for buffered output compare functions
- Channels not used for PWM generation can be used for input capture functions
- Enhanced dual edge capture functionality
- The option to supply the source for each complementary PWM signal pair from any of the following:
  - Crossbar module outputs
  - External ADC input, taking into account values set in ADC high and low limit registers

## 54.2.2 Modes of Operation

Be careful when using this module in stop, wait and debug operating modes.

#### **CAUTION**

Some applications (such as three-phase AC motors) require regular software updates for proper operation. Failure to

provide regular software updates could result in destroying the hardware setup.

To accommodate this situation, PWM outputs are placed in their inactive states in stop mode, and they can optionally be placed in inactive states in wait and debug (EOnCE) modes. PWM outputs are reactivated (assuming they were active beforehand) when these modes are exited.

Table 54-2. Modes when PWM Operation is Restricted

Mode	Description	
Stop	PWM outputs are inactive.	
Wait	PWM outputs are driven or inactive as a function of CTRL2[WAITEN].	
I Deniid	CPU and peripheral clocks continue to run, but the CPU may stall for periods of time. PWM outputs are driven or inactive as a function of CTRL2[DBGEN].	

## 54.2.3 Block Diagram

The following figure is a block diagram of the PWM.

i.MX RT1060 Processor Reference Manual, Rev. 1, 12/2018

#### 54.2.3.1 PWM Submodule




Figure 54-1. PWM Submodule Block Diagram

## 54.3 Signal Descriptions

The PWM has pins named PWM[n]\_A, PWM[n]\_B, PWM[n]\_X, FAULT[n], PWM[n]\_EXT\_SYNC, EXT\_FORCE, PWM[n]\_EXTA, and PWM[n]\_EXTB. The PWM also has an on-chip input called EXT\_CLK and output signals called PWM[n]\_OUT\_TRIGx.

## 54.3.1 PWM[n]\_A and PWM[n]\_B - External PWM Output Pair

These pins are the output pins of the PWM channels. These pins can be independent PWM signals or a complementary pair. When not needed as an output, they can be used as inputs to the input capture circuitry.

## 54.3.2 PWM[n]\_X - Auxiliary PWM Output signal

These pins are the auxiliary output pins of the PWM channels. They can be independent PWM signals. When not needed as an output, they can be used as inputs to the input capture circuitry or used to detect the polarity of the current flowing through the complementary circuit at deadtime correction.

## 54.3.3 FAULT[n] - Fault Inputs

These are input pins for disabling selected PWM outputs.

## 54.3.4 PWM[n]\_EXT\_SYNC - External Synchronization Signal

These input signals allow a source external to the PWM to initialize the PWM counter. In this manner, the PWM can be synchronized to external circuitry.

## 54.3.5 EXT\_FORCE - External Output Force Signal

This input signal allows a source external to the PWM to force an update of the PWM outputs. In this manner, the PWM can be synchronized to external circuitry.

## 54.3.6 PWM[n]\_EXTA and PWM[n]\_EXTB - Alternate PWM Control Signals

These pins allow an alternate source to control the PWM\_A and PWM\_B outputs. Typically, either the PWM\_EXTA or PWM\_EXTB input (depending on the state of MCTRL[IPOL]) is used for the generation of a complementary pair. Typical control signals include ADC conversion high/low limits, TMR outputs, GPIO inputs, and comparator outputs.

## 54.3.7 PWM[n]\_OUT\_TRIG0 and PWM[n]\_OUT\_TRIG1 - Output Triggers

These outputs allow the PWM submodules to control timing of ADC conversions. See the description of the Output Trigger Control Register for information about how to enable these outputs and how the compare registers match up to the output triggers.

## 54.3.8 EXT\_CLK - External Clock Signal

This signal allows a source external to the PWM (typically a timer or an off-chip source) to control the PWM clocking. In this manner, the PWM can be synchronized to the timer, or multiple chips can be synchronized to each other.


## 54.4 Functional Description

## 54.4.1 PWM Capabilities

This section describes some capabilities of the PWM module.

## 54.4.1.1 Center Aligned PWMs

Each submodule has its own timer that is capable of generating PWM signals on two output pins. The edges of each of these signals are controlled independently as shown in Figure 54-2.






Figure 54-2. Center Aligned Example

The submodule timers only count in the up direction and then reset to the INIT value. Instead of having a single value that determines pulse width, there are two values that must be specified: the turn on edge and the turn off edge. This double action edge generation not only gives the user control over the pulse width, but over the relative alignment of the signal as well. As a result, there is no need to support separate PWM alignment modes since the PWM alignment mode is inherently a function of the turn on and turn off edge values.

Figure 54-2 also illustrates an additional enhancement to the PWM generation process. When the counter resets, it is reloaded with a user specified value, which may or may not be zero. If the value chosen happens to be the 2's complement of the modulus value, then the PWM generator operates in "signed" mode. This means that if each PWM's turn on and turn off edge values are also the same number but only different in their sign, the "on" portion of the output signal will be centered around a count value of zero. Therefore, only one PWM value needs to be calculated in software and then this value and its negative are provided to the submodule as the turn off and turn on edges respectively. This technique will result in a pulse width that always consists of an odd number of timer counts. If all PWM signal edge calculations follow this same convention, then the signals will be center aligned with respect to each other, which is the goal. Of course, center

i.MX RT1060 Processor Reference Manual, Rev. 1, 12/2018

alignment between the signals is not restricted to symmetry around the zero count value, as any other number would also work. However, centering on zero provides the greatest range in signed mode and also simplifies the calculations.

## 54.4.1.2 Edge Aligned PWMs

When the turn on edge for each pulse is specified to be the INIT value, then edge aligned operation results, as the following figure shows. Therefore, only the turn off edge value needs to be periodically updated to change the pulse width.




Figure 54-3. Edge Aligned Example (INIT=VAL2=VAL4)

With edge aligned PWMs, another example of the benefits of signed mode can be seen. A common way to drive an H-bridge is to use a technique called "bipolar" PWMs where a 50% duty cycle results in zero volts on the load. Duty cycles less than 50% result in negative load voltages and duty cycles greater than 50% generate positive load voltages. If the module is set to signed mode operation (the INIT and VAL1 values are the same number with opposite signs), then there is a direct proportionality between the PWM turn off edge value and the motor inverter voltage, INCLUDING the sign. So once again, signed mode of operation simplifies the software interface to the PWM module since no offset calculations are required to translate the output variable control algorithm to the voltage on an H-Bridge load.

i.MX RT1060 Processor Reference Manual, Rev. 1, 12/2018

#### 54.4.1.3 Phase Shifted PWMs

In the previous sections, the benefits of signed mode of operation were discussed in the context of simplifying the required software calculations by eliminating the requirement to bias up signed variables before applying them to the module. However, if numerical biases are applied to the turn on and turn off edges of different PWM signal, the signals will be phase shifted with respect to each other, as the following figure shows. This results in certain advantages when applied to a power stage. For example, when operating a multi-phase inverter at a low modulation index, all of the PWM switching edges from the different phases occur at nearly the same time. This can be troublesome from a noise standpoint, especially if ADC readings of the inverter must be scheduled near those times. Phase shifting the PWM signals can open up timing windows between the switching edges to allow a signal to be sampled by the ADC. However, phase shifting does NOT affect the duty cycle so average load voltage is not affected.




Figure 54-4. Phase Shifted Outputs Example

An additional benefit of phase shifted PWMs appears in Figure 54-5. In this case, an H-Bridge circuit is driven by 4 PWM signals to control the voltage waveform on the primary of a transformer. Both left and right side PWMs are configured to always generate a square wave with 50% duty cycle. This works out nicely for the H-Bridge since no narrow pulse widths are generated reducing the high frequency switching

NXP Semiconductors

3165

requirements of the transistors. Notice that the square wave on the right side of the H-Bridge is phase shifted compared to the left side of the H-Bridge. As a result, the transformer primary sees the bottom waveform across its terminals. The RMS value of this waveform is directly controlled by the amount of phase shift of the square waves. Regardless of the phase shift, no DC component appears in the load voltage as long as the duty cycle of each square wave remains at 50% making this technique ideally suited for transformer loads. As a result, this topology is frequently used in industrial welders to adjust the amount of energy delivered to the weld arc.




Figure 54-5. Phase Shifted PWMs Applied to a Transformer Primary

## 54.4.1.4 Double Switching PWMs

Double switching PWM output is supported to aid in single shunt current measurement and three phase reconstruction. This method support two independent rising edges and two independent falling edges per PWM cycle. The VAL2 and VAL3 registers are used to generate the even channel (labelled as PWM\_A in the figure) while VAL4 and VAL5 are used to generate the odd channel. The two channels are combined using XOR logic (force out logic) as the following figure shows. The DBLPWM signal can be run through the deadtime insertion logic.




Figure 54-6. Double Switching Output Example

i.MX RT1060 Processor Reference Manual, Rev. 1, 12/2018

## 54.4.1.5 ADC Triggering

In cases where the timing of the ADC triggering is critical, it must be scheduled as a hardware event instead of software activated. With this PWM module, multiple ADC triggers can be generated in hardware per PWM cycle without the requirement of another timer module. Figure 54-7 shows how this is accomplished. When specifying complementary mode of operation, only two edge comparators are required to generate the output PWM signals for a given submodule. This means that the other comparators are free to perform other functions. In this example, the software does not need to quickly respond after the first conversion to set up other conversions that must occur in the same PWM cycle.




Figure 54-7. Multiple Output Trigger Generation in Hardware

Because each submodule has its own timer, it is possible for each submodule to run at a different frequency. One of the options possible with this PWM module is to have one or more submodules running at a lower frequency, but still synchronized to the timer in submodule0. Figure 54-8 shows how this feature can be used to schedule ADC triggers over multiple PWM cycles. A suggested use for this configuration would be to use the lower-frequency submodule to control the sampling frequency of the software control algorithm where multiple ADC triggers can now be scheduled over the entire sampling period. In Figure 54-8, *all* submodule comparators are shown being used for ADC trigger generation.

i.MX RT1060 Processor Reference Manual, Rev. 1, 12/2018




Figure 54-8. Multiple Output Triggers Over Several PWM Cycles

## 54.4.1.6 Enhanced Capture Capabilities (E-Capture)

When a PWM pin is not being used for PWM generation, it can be used to perform input captures. Recall that for PWM generation BOTH edges of the PWM signal are specified via separate compare register values. When programmed for input capture, both of these registers work on the same pin to capture multiple edges, toggling from one to the other in either a free running or one-shot fashion. By simply programming the desired edge of each capture circuit, period and pulse width of an input signal can easily be measured without the requirement to re-arm the circuit. In addition, each edge of the input signal can clock an 8 bit counter where the counter output is compared to a user specified value (EDGCMP). When the counter output equals EDGCMP, the value of the submodule timer is captured and the counter is automatically reset. This feature allows the module to count a specified number of edge events and then perform a capture and interrupt. The following figure illustrates some of the functionality of the E-Capture circuit.

i.MX RT1060 Processor Reference Manual, Rev. 1, 12/2018




Figure 54-9. Capture Capabilities of the E-Capture Circuit

When a submodule is being used for PWM generation, its timer counts up to the modulus value used to specify the PWM frequency and then is re-initialized. Therefore, using this timer for input captures on one of the other pins (for example, PWM\_X) has limited utility since it does not count through all of the numbers and the timer reset represents a discontinuity in the 16 bit number range. However, when measuring a signal that is synchronous to the PWM frequency, the timer modulus range is perfectly suited for the application. Consider the following figure as an example. In this application the output of a PWM power stage is connected to the PWM\_X pin that is configured for free running input captures. Specifically, the CVAL0 capture circuitry is programmed for rising edges and the CVAL1 capture circuitry is set for falling edges. This will result in new load pulse width data being acquired every PWM cycle. To calculate the pulse width, simply subtract the CVAL0 register value from the CVAL1 register value. This measurement is extremely beneficial when performing dead-time distortion correction on a half bridge circuit driving an inductive load. Also, these values can be directly compared to the VALx registers responsible for generating the PWM outputs to obtain a measurement of system propagation delays. For details, refer to the separate discussion of deadtime distortion correction.

During deadtime, load inductance drives voltage with polarity that keeps inductive current flowing through diodes.




Figure 54-10. Output Pulse Width Measurement Possible with the E-Capture Circuit

## 54.4.1.7 Synchronous Switching of Multiple Outputs

Before the PWM signals are routed to the output pins, they are processed by a hardware block that permits all submodule outputs to be switched synchronously. This feature can be extremely useful in commutated motor applications where the next commutation state can be laid in ahead of time and then immediately switched to the outputs when the appropriate condition or time is reached. Not only do all the changes occur synchronously on all submodule outputs, but they occur IMMEDIATELY after the trigger event occurs eliminating any interrupt latency.

The synchronous output switching is accomplished via a signal called FORCE\_OUT. This signal originates from the local FORCE bit within the submodule, from submodule0, or from external to the PWM module and, in most cases, is supplied from an external timer channel configured for output compare. In a typical application, software sets up the desired states of the output pins in preparation for the next FORCE\_OUT event. This selection lays dormant until the FORCE\_OUT signal transitions and then all outputs are

NXP Semiconductors

3171

switched simultaneously. The signal switching is performed upstream from the deadtime generator so that any abrupt changes that might occur do not violate deadtime on the power stage when in complementary mode.

Figure 54-11 shows a popular application that can benefit from this feature. On a brushless DC motor it is desirable on many cases to spin the motor without need of hall-effect sensor feedback. Instead, the back EMF of the motor phases is monitored and this information is used to schedule the next commutation event. The top waveforms of Figure 54-11 are a simplistic representation of these back EMF signals. Timer compare events (represented by the long vertical lines in the diagram) are scheduled based on the zero crossings of the back-EMF waveforms. The PWM module is configured via software ahead of time with the next state of the PWM pins in anticipation of the compare event. When it happens, the output compare of the timer drives the FORCE\_OUT signal which immediately changes the state of the PWM pins to the next commutation state with no software latency.




Figure 54-11. Sensorless BLDC Commutation Using the Force Out Function

## 54.4.2 Functional Details

This section describes the implementation of various sections of the PWM in greater detail.

The following figure is a high-level block diagram of output PWM generation.

i.MX RT1060 Processor Reference Manual, Rev. 1, 12/2018




Figure 54-12. High-Level Output PWM Generation Block Diagram

## **54.4.2.1 PWM Clocking**

Figure 54-13 shows the logic used to generate the main counter clock. Each submodule can select between three clock signals: the IPBus clock, EXT\_CLK, and AUX\_CLK. The EXT\_CLK goes to all of the submodules. The AUX\_CLK signal is broadcast from submodule0 and can be selected as the clock source by other submodules so that the 8-bit prescaler and MCTRL[RUN] from submodule0 can control all of the submodules.




Figure 54-13. Clocking Block Diagram for Each PWM Submodule

To permit lower PWM frequencies, the prescaler produces the PWM clock frequency by dividing the IPBus clock frequency by 1-128. The prescaler bits, CTRL[PRSC], select the prescaler divisor. This prescaler is buffered and will not be used by the PWM generator until MCTRL[LDOK] is set and a new PWM reload cycle begins or CTRL[LDMOD] is set.

i.MX RT1060 Processor Reference Manual, Rev. 1, 12/2018

## 54.4.2.2 Register Reload Logic

The register reload logic is used to determine when the outer set of registers for all double buffered register pairs will be transferred to the inner set of registers. The register reload event can be scheduled to occur every "n" PWM cycles using CTRL[LDFQ] and CTRL[FULL]. A half cycle reload option is also supported (CTRL[HALF]) where the reload can take place in the middle of a PWM cycle. The half cycle point is defined by the VAL0 register and does not have to be exactly in the middle of the PWM cycle.

As illustrated in Figure 54-14 the reload signal from submodule0 can be broadcast as the Master Reload signal allowing the reload logic from submodule0 to control the reload of registers in other submodules.




Figure 54-14. Register Reload Logic

## 54.4.2.3 Counter Synchronization

In the following figure, the 16 bit counter will count up until its output equals VAL1 which is used to specify the counter modulus value. The resulting compare causes a rising edge to occur on the Local Sync signal which is one of four possible sources used to cause the 16 bit counter to be initialized with INIT. If Local Sync is selected as the counter initialization signal, then VAL1 within the submodule effectively controls the timer period (and thus the PWM frequency generated by that submodule) and everything works on a local level.

NXP Semiconductors

3175




Figure 54-15. Submodule Timer Synchronization

The Master Sync signal originates as the Local Sync from submodule0. If configured to do so, the timer period of any submodule can be locked to the period of the timer in submodule0.

The PWM\_EXT\_SYNC signal originates on chip or off chip depending on the system architecture. This signal may be selected as the source for counter initialization so that an external source can control the period of all submodules.

If the Master Reload signal is selected as the source for counter initialization, then the period of the counter will be locked to the register reload frequency of submodule0. Since the reload frequency is usually commensurate to the sampling frequency of the software control algorithm, the submodule counter period will therefore equal the sampling period. As a result, this timer can be used to generate output compares or output triggers over the entire sampling period which may consist of several PWM cycles. The Master Reload signal can only originate from submodule0.

The counter can optionally initialize upon the assertion of the FORCE\_OUT signal assuming that CTRL2[FRCEN] is set. As indicated by the preceding figure, this constitutes a second init input into the counter which will cause the counter to initialize regardless of which signal is selected as the counter init signal. The FORCE\_OUT signal is provided mainly for commutated applications. When PWM signals are commutated on an inverter controlling a brushless DC motor, it is necessary to restart the PWM cycle at the beginning of the commutation interval. This action effectively resynchronizes the PWM waveform to the commutation timing. Otherwise, the average voltage applied to a motor winding integrated over the entire commutation interval will be a function of the

timing between the asynchronous commutation event with respect to the PWM cycle. The effect is more critical at higher motor speeds where each commutation interval may consist of only a few PWM cycles. If the counter is not initialized at the start of each commutation interval, the result will be an oscillation caused by the beating between the PWM frequency and the commutation frequency.

#### 54.4.2.4 PWM Generation

Figure 54-16 illustrates how PWM generation is accomplished in each submodule. In each case, two comparators and associated VALx registers are utilized for each PWM output signal. One comparator and VALx register are used to control the turn-on edge, while a second comparator and VALx register control the turn-off edge.




Figure 54-16. PWM Generation Hardware

i.MX RT1060 Processor Reference Manual, Rev. 1, 12/2018

The generation of the Local Sync signal is performed exactly the same way as the other PWM signals in the submodule. While comparator 0 causes a falling edge of the Local Sync signal, comparator 1 generates a rising edge. Comparator 1 is also hardwired to the reload logic to generate the full cycle reload indicator.

If VAL1 is controlling the modulus of the counter and VAL0 is half of the VAL1 register minus the INIT value, then the half cycle reload pulse will occur exactly half way through the timer count period and the Local Sync will have a 50% duty cycle. On the other hand, if the VAL1 and VAL0 registers are not required for register reloading or counter initialization, they can be used to modulate the duty cycle of the Local Sync signal, effectively turning it into an auxiliary PWM signal (PWM\_X) assuming that the PWM\_X pin is not being used for another function such as input capture or deadtime distortion correction. Including the Local Sync signal, each submodule is capable of generating three PWM signals where software has complete control over each edge of each of the signals.

If the comparators and edge value registers are not required for PWM generation, they can also be used for other functions such as output compares, generating output triggers, or generating interrupts at timed intervals.

The 16-bit comparators shown in Figure 54-16 are "equal to" comparators. In addition, if both the set and reset of the flip-flop are asserted, then the flop output goes to 0.

## 54.4.2.5 Output Compare Capabilities

By using the VALx registers in conjunction with the submodule timer and 16 bit comparators, buffered output compare functionality can be achieved with no additional hardware required. Specifically, the following output compare functions are possible:

- An output compare sets the output high
- An output compare sets the output low
- An output compare generates an interrupt
- An output compare generates an output trigger

In PWM generation, an output compare is initiated by programming a VALx register for a timer compare, which in turn causes the output of the D flip-flop to either set or reset. For example, if an output compare is desired on the PWM\_A signal that sets it high, VAL2 would be programmed with the counter value where the output compare should take place. However, to prevent the D flip-flop from being reset again after the compare has occurred, the VAL3 register must be programmed to a value outside of the modulus range of the counter. Therefore, a compare that would result in resetting the D flip-flop

output would never occur. Conversely, if an output compare is desired on the PWM\_A signal that sets it low, the VAL3 register is programmed with the appropriate count value and the VAL2 register is programmed with a value outside the counter modulus range. Regardless of whether a high compare or low compare is programmed, an interrupt or output trigger can be generated when the compare event occurs.

## 54.4.2.6 Force Out Logic

For each submodule, software can select between eight signal sources for the FORCE\_OUT signal: local CTRL2[FORCE], the Master Force signal from submodule0, the local Reload signal, the Master Reload signal from submodule0, the Local Sync signal, the Master Sync signal from submodule0, the EXT\_SYNC signal from on- or off-chip, or the EXT\_FORCE signal from on- or off-chip depending on the chip architecture. The local signals are used when the user simply wants to change the signals on the output pins of the submodule without regard for synchronization with other submodules. However, if it is required that all signals on all submodule outputs change at the same time, the Master, EXT\_SYNC, or EXT\_FORCE signals should be selected.

Figure 54-17 illustrates the Force logic. The SEL23 and SEL45 fields each choose from one of four signals that can be supplied to the submodule outputs: the PWM signal, the inverted PWM signal, a binary level specified by software via the OUT23 and OUT45 bits, or the PWM\_EXTA or PWM\_EXTB alternate external control signals. The selection can be determined ahead of time and, when a FORCE\_OUT event occurs, these values are presented to the signal selection mux that immediately switches the requested signal to the output of the mux for further processing downstream.




Figure 54-17. Force Out Logic

The local CTRL2[FORCE] signal of submodule0 can be broadcast as the Master Force signal to other submodules. This feature allows the CTRL2[FORCE] of submodule0 to synchronously update all of the submodule outputs at the same time. The EXT\_FORCE signal originates from outside the PWM module from a source such as a timer or digital comparators in the Analog-to-Digital Converter.

## 54.4.2.7 Independent or Complementary Channel Operation

Writing a logic one to CTRL2[INDEP] configures the pair of PWM outputs as two independent PWM channels. Each PWM output is controlled by its own VALx pair operating independently of the other output.

Writing a logic zero to CTRL2[INDEP] configures the PWM output as a pair of complementary channels. The PWM pins are paired as shown in Figure 54-18 in complementary channel operation. Which signal is connected to the output pin (PWM23 or PWM45) is determined by MCTRL[IPOL].

180 NYP San

i.MX RT1060 Processor Reference Manual, Rev. 1, 12/2018




Figure 54-18. Complementary Channel Pair

The complementary channel operation is for driving top and bottom transistors in a motor drive circuit, such as the one in Figure 54-19.




Figure 54-19. Typical 3 Phase AC Motor Drive

Complementary operation allows the use of the deadtime insertion feature.

#### 54.4.2.8 **Deadtime Insertion Logic**

The following figure shows the deadtime insertion logic of each submodule which is used to create non-overlapping complementary signals when not in independent mode.




Figure 54-20. Deadtime Insertion Logic

While in the complementary mode, a PWM pair can be used to drive top/bottom transistors, as shown in the figure. When the top PWM channel is active, the bottom PWM channel is inactive, and vice versa.

#### **Note**

To avoid short circuiting the DC bus and endangering the transistor, there must be no overlap of conducting intervals between top and bottom transistor. But the transistor's characteristics may make its switching-off time longer than switching-on time. To avoid the conducting overlap of top and bottom transistors, deadtime needs to be inserted in the switching period, as illustrated in the following figure.

The deadtime generators automatically insert software-selectable activation delays into the pair of PWM outputs. The deadtime registers (DTCNT0 and DTCNT1) specify the number of IPBus clock cycles to use for deadtime delay. Every time the deadtime generator inputs change state, deadtime is inserted. Deadtime forces both PWM outputs in the pair to the inactive state.

When deadtime is inserted in complementary PWM signals connected to an inverter driving an inductive load, the PWM waveform on the inverter output will have a different duty cycle than what appears on the output pins of the PWM module. This results in a distortion in the voltage applied to the load. A method of correcting this, adding to or subtracting from the PWM value used, is discussed next.




Figure 54-21. Deadtime Insertion

## 54.4.2.8.1 Top/Bottom Correction

In complementary mode, either the top or the bottom transistor controls the output voltage. However, deadtime has to be inserted to avoid overlap of conducting interval between the top and bottom transistor. Both transistors in complementary mode are off during deadtime, allowing the output voltage to be determined by the current status of load and introduce distortion in the output voltage. See the following figure. On AC induction motors running open-loop, the distortion typically manifests itself as poor low-speed performance, such as torque ripple and rough operation.

i.MX RT1060 Processor Reference Manual, Rev. 1, 12/2018




Figure 54-22. Deadtime Distortion

During deadtime, load inductance distorts output voltage by keeping current flowing through the diodes. This deadtime current flow creates a load voltage that varies with current direction. With a positive current flow, the load voltage during deadtime is equal to the bottom supply, putting the top transistor in control. With a negative current flow, the load voltage during deadtime is equal to the top supply putting the bottom transistor in control.

Remembering that the original PWM pulse widths where shortened by deadtime insertion, the averaged sinusoidal output will be less than the desired value. However, when deadtime is inserted, it creates a distortion in the motor current waveform inverter outputs. This distortion is aggravated by dissimilar turn-on and turn-off delays of each of the transistors. By giving the PWM module information on which transistor is controlling at a given time this distortion can be corrected.

For a typical circuit in complementary channel operation, only one of the transistors will be effective in controlling the output voltage at any given time. This depends on the direction of the motor inverter current for that pair, as the preceding figure shows. To correct distortion one of two different factors must be added to the desired PWM value, depending on whether the top or bottom transistor is controlling the output voltage. Therefore, the software is responsible for calculating both compensated PWM values prior to placing them in the VALx registers. Either the VAL2/VAL3 or the VAL4/VAL5 register pair controls the pulse width at any given time. For a given PWM pair, whether the VAL2/VAL3 or VAL4/VAL5 pair is active depends on either:

- The state of the current status pin, PWMX, for that driver
- The state of the odd/even correction bit, MCTRL[IPOL], for that driver

i.MX RT1060 Processor Reference Manual, Rev. 1, 12/2018

To correct deadtime distortion, software can decrease or increase the value in the appropriate VALx register.

- In edge-aligned operation, decreasing or increasing the PWM value by a correction value equal to the deadtime typically compensates for deadtime distortion.
- In center-aligned operation, decreasing or increasing the PWM value by a correction value equal to one-half the deadtime typically compensates for deadtime distortion.

#### 54.4.2.8.2 Manual Correction

To detect the current status, the voltage on each PWMX pin is sampled twice in a PWM period, at the end of each deadtime. The value is stored in CTRL[DT]. CTRL[DT] is a timing marker especially indicating when to toggle between PWM value registers. Software can then set MCTRL[IPOL] to switch between VAL2/VAL3 and VAL4/VAL5 register pairs according to CTRL[DT] values.





Figure 54-23. Current-status Sense Scheme for Deadtime Correction

Both D flip-flops latch low, CTRL[DT] = 00, during deadtime periods if current is large and flowing out of the complementary circuit. See the preceding figure. Both D flip-flops latch the high, CTRL[DT] = 11, during deadtime periods if current is also large and flowing into the complementary circuit.

However, under low-current, the output voltage of the complementary circuit during deadtime is somewhere between the high and low levels. The current cannot free-wheel through the opposition anti-body diode, regardless of polarity, giving additional distortion when the current crosses zero. Sampled results will be CTRL[DT] = b10. Thus, the best time to change one PWM value register to another is just before the current zero crossing.

NXP Semiconductors

3185



T = DEADTIME INTERVAL BEFORE ASSERTION OF TOP PWM B = DEADTIME INTERVAL BEFORE ASSERTION OF BOTTOM PWM

Figure 54-24. Output Voltage Waveforms

## 54.4.2.9 Fractional Delay Logic

For applications where more resolution than a single IPBus clock period is needed, the fractional delay logic can be used to achieve fine resolution on the rising and falling edges of the PWM\_A and PWM\_B outputs and fine resolution for the PWM period. Enable the use of the fractional delay logic by setting FRCTRL[FRACx\_EN]. The FRACVALx registers act as a fractional clock cycle addition to the turn on and turn off count specified by the VAL2, VAL3, VAL4, or VAL5 registers. The FRACVAL1 register acts as a fractional increase in the PWM period as defined by VAL1. If FRACVAL1 is programmed to a non-zero value, then the largest value for the VAL1 register is 0xFFFE for unsigned usage or 0x7FFE for signed usage. This limit is needed in order to avoid counter rollovers when accumulating the fractional additional period.

The results of the fractional delay logic depend on whether or not the PWM submodule has an analog NanoEdge placer block available.

## 54.4.2.9.1 Fractional Delay Logic with NanoEdge Placement Block

Using the NanoEdge placer block requires that the IPBus clock to the PWM be set at a defined frequency. The NanoEdge placer is powered up by setting FRCTRL[FRAC\_PU]. Enable fine edge control on the various PWM edges by setting FRCTRL[FRACx\_EN]. The fractional values in the FRACVALx registers allow placing the PWM edge or PWM period to a granularity of 1/32 of the IPBus clock period. For example, if you desire the rising edge of the PWMA output to occur at a count of 12.25, then program VAL2 with 0x000C and FRACVAL2 with 0x4000. Using FRACVAL1 will adjust the PWM period with the same granularity of 1/32 of a clock period.

If the FRCTRL[FRAC\_PU] bits in all of the submodules are clear, then the NanoEdge placer is powered down, and alternate clock frequencies can be used without the NanoEdge placement feature.

## 54.4.2.9.2 Fractional Delay Logic without NanoEdge Placement Block

For submodules that are not supported by the NanoEdge placer, the PWM can use dithering to simulate fine edge control. Enable this feature by setting the FRCTRL[FRAC1\_EN], FRCTRL[FRAC23\_EN], and FRCTRL[FRAC45\_EN] bits. It is unnecessary to set FRCTRL[FRAC\_PU]. The PWM period or the PWM edges will dither from the nearest whole number values to achieve an average value that is equivalent to the programmed fractional value. The added cycles are based on the accumulation of the fractional component. For example, if you want the PWM period to be 50.25 clock cycles, then program VAL1 with 0x0032 and FRACVAL1 with 0x4000. The PWM period will be 50 cycles long most of the time, but will occasionally be 51 cycles long to achieve a long-term average of 50.25 cycles.

In submodules that are not supported by a NanoEdge placer, the clock frequency is not required to be any specific value to achieve proper operation.

## 54.4.2.10 Output Logic

The following figure shows the output logic of each submodule including how each PWM output has individual fault disabling, polarity control, and output enable. This allows for maximum flexibility when interfacing to the external circuitry.

The PWM23 and PWM45 signals which are output from the deadtime logic (refer to the figure) are positive true signals. In other words, a high level on these signals should result in the corresponding transistor in the PWM inverter being turned ON. The voltage level required at the PWM output pin to turn the transistor ON or OFF is a function of the logic between the pin and the transistor. Therefore, it is imperative that the user program

OCTRL[POLA] and OCTRL[POLB] before enabling the output pins. A fault condition can result in the PWM output being tristated, forced to a logic 1, or forced to a logic 0 depending on the values programmed into the OCTRL[PWMxFS] fields.




Figure 54-25. Output Logic

## 54.4.2.11 E-Capture

Commensurate with the idea of controlling both edges of an output signal, the Enhanced Capture (E-Capture) logic is designed to measure both edges of an input signal. As a result, when a submodule pin is configured for input capture, the CVALx registers associated with that pin are used to record the edge values.

The following figure is a block diagram of the E-Capture circuit. Upon entering the pin input, the signal is split into two paths. One goes straight to a mux input where software can select to pass the signal directly to the capture logic for processing. The other path connects the signal to an 8 bit counter which counts both the rising and falling edges of the signal. The output of this counter is compared to an 8 bit value that is specified by the user (EDGCMPx) and when the two values are equal, the comparator generates a pulse that resets the counter. This pulse is also supplied to the mux input where software can select it to be processed by the capture logic. This feature permits the E-Capture circuit to count up to 256 edge events before initiating a capture event. this feature is useful for

dividing down high frequency signals for capture processing so that capture interrupts don't overwhelm the CPU. Also, this feature can be used to simply generate an interrupt after "n" events have been counted.




Figure 54-26. Enhanced Capture (E-Capture) Logic

Based on the mode selection, the mux selects either the pin input or the compare output from the count/compare circuit to be processed by the capture logic. The selected signal is routed to two separate capture circuits which work in tandem to capture sequential edges of the signal. The type of edge to be captured by each circuit is determined by CAPTCTRLx[EDGx1] and CAPTCTRLx[EDGx0], whose functionality is listed in the preceding figure. Also, controlling the operation of the capture circuits is the arming logic which allows captures to be performed in a free running (continuous) or one shot fashion. In free running mode, the capture sequences will be performed indefinitely. If both capture circuits are enabled, they will work together in a ping-pong style where a capture event from one circuit leads to the arming of the other and vice versa. In one shot mode, only one capture sequence will be performed. If both capture circuits are enabled, capture circuit 0 is first armed and when a capture event occurs, capture circuit 1 is armed. Once the second capture occurs, further captures are disabled until another capture sequence is initiated. Both capture circuits are also capable of generating an interrupt to the CPU.

#### 54.4.2.12 Fault Protection

Fault protection can control any combination of PWM output pins. Faults are generated by a logic one on any of the FAULTx pins. This polarity can be changed via FCTRL[FLVL]. Each FAULTx pin can be mapped arbitrarily to any of the PWM outputs. When fault protection hardware disables PWM outputs, the PWM generator continues to run, only the output pins are forced to logic 0, logic 1, or tristated depending the values of OCTRL[PWMxFS].

The fault decoder disables PWM pins selected by the fault logic and the disable mapping (DISMAPn) registers. The following figure shows an example of the fault disable logic. Each bank of bits in DISMAPn control the mapping for a single PWM pin. See the following table.

The fault protection is enabled even when the PWM module is not enabled; therefore, a fault will be latched in and must be cleared in order to prevent an interrupt when the PWM is enabled.




Figure 54-27. Fault Decoder for PWM\_A

Table 54-3. Fault Mapping

PWM Pin	Controlling Register Bits
PWM_A	DISMAP0[DIS0A] and DISMAP1[DIS1A]
PWM_B	DISMAP0[DIS0B] and DISMAP1[DIS1B]
PWM_X	DISMAP0[DIS0X] and DISMAP1[DIS1X]

i.MX RT1060 Processor Reference Manual, Rev. 1, 12/2018

#### 54.4.2.12.1 Fault Pin Filter

Each fault pin has a programmable filter that can be bypassed. The sampling period of the filter can be adjusted with FFILT[FILT\_PER]. The number of consecutive samples that must agree before an input transition is recognized can be adjusted using FFILT[FILT\_CNT]. Setting FFILT[FILT\_PER] to all 0 disables the input filter for a given FAULTx pin.

Upon detecting a logic 0 on the filtered FAULTx pin (or a logic 1 if FCTRL[FLVLx] is set), the corresponding FSTS[FFPINx] and fault flag, FSTS[FFLAGx], bits are set. FSTS[FFPINx] remains set as long as the filtered FAULTx pin is zero. Clear FSTS[FFLAGx] by writing a logic 1 to FSTS[FFLAGx].

If the FIEx, FAULTx pin interrupt enable bit is set, FSTS[FFLAGx] generates a CPU interrupt request. The interrupt request latch remains set until:

- Software clears FSTS[FFLAGx] by writing a logic one to the bit
- Software clears the FIEx bit by writing a logic zero to it
- A reset occurs

Even with the filter enabled, there is a combinational path from the FAULTx inputs to the PWM pins. This logic is also capable of holding a fault condition in the event of loss of clock to the PWM module.

## 54.4.2.12.2 Automatic Fault Clearing

Setting an automatic clearing mode bit, FCTRL[FAUTOx], configures faults from the FAULTx pin for automatic clearing.

When FCTRL[FAUTOx] is set, disabled PWM pins are enabled when the FAULTx pin returns to logic one and a new PWM full or half cycle begins. See the following figure. If FSTS[FFULLx] is set, then the disabled PWM pins are enabled at the start of a full cycle. If FSTS[FHALFx] is set, then the disabled PWM pins are enabled at the start of a half cycle. Clearing FSTS[FFLAGx] does not affect disabled PWM pins when FCTRL[FAUTOx] is set.




Figure 54-28. Automatic Fault Clearing

#### 54.4.2.12.3 Manual Fault Clearing

Clearing the automatic clearing mode bit, FCTRL[FAUTOx], configures faults from the FAULTx pin for manual clearing:

- If the fault safety mode bits, FCTRL[FSAFEx], are clear, then PWM pins disabled by the FAULTx pins are enabled when:
  - Software clears the corresponding FSTS[FFLAGx] flag
  - The pins are enabled when the next PWM full or half cycle begins regardless of the logic level detected by the filter at the FAULTx pin. See the first following figure. If FSTS[FFULLx] is set, then the disabled PWM pins are enabled at the start of a full cycle. If FSTS[FHALFx] is set, then the disabled PWM pins are enabled at the start of a half cycle.
- If the fault safety mode bits, FCTRL[FSAFEx], are set, then PWM pins disabled by the FAULTx pins are enabled when:
  - Software clears the corresponding FSTS[FFLAGx] flag
  - The filter detects a logic one on the FAULTx pin at the start of the next PWM full or half cycle boundary. See the second following figure. If FSTS[FFULLx] is set, then the disabled PWM pins are enabled at the start of a full cycle. If FSTS[FHALFx] is set, then the disabled PWM pins are enabled at the start of a half cycle.

NXP Semiconductors

3193




Figure 54-29. Manual Fault Clearing (FCTRL[FSAFE]=0)




Figure 54-30. Manual Fault Clearing (FCTRL[FSAFE]=1)

#### **Note**

Fault protection also applies during software output control when the SEL23 and SEL45 fields are set to select OUT23 and OUT45 bits or PWM\_EXTA and PWM\_EXTB. Fault clearing still occurs at half PWM cycle boundaries while the PWM generator is engaged, MCTRL[RUN] equals one. But the OUTx bits can control the PWM pins while the PWM generator is off, MCTRL[RUN] equals zero. Thus, fault clearing occurs at IPBus cycles while the PWM generator is off and at the start of PWM cycles when the generator is engaged.

#### 54.4.2.12.4 Fault Testing

FTST[FTEST] is used to simulate a fault condition on each of the fault inputs within that fault channel.

## 54.4.3 PWM Generator Loading

#### **54.4.3.1** Load Enable

MCTRL[LDOK] enables loading of the following PWM generator parameters:

- The prescaler divisor—from CTRL[PRSC]
- The PWM period and pulse width—from the INIT and VALx registers

MCTRL[LDOK] allows software to finish calculating all of these PWM parameters so they can be synchronously updated. The CTRL[PRSC], INIT, and VALx registers are loaded by software into a set of outer buffers. When MCTRL[LDOK] is set, these values are transferred to an inner set of registers at the beginning of the next PWM reload cycle to be used by the PWM generator. These values can be transferred to the inner set of registers immediately upon setting MCTRL[LDOK] if CTRL[LDMOD] is set. Set MCTRL[LDOK] by reading it when it is a logic zero and then writing a logic one to it. After loading, MCTRL[LDOK] is automatically cleared.

## 54.4.3.2 Load Frequency

CTRL[LDFQ] selects an integral loading frequency of one to 16 PWM reload opportunities. CTRL[LDFQ] takes effect at every PWM reload opportunity, regardless the state of MCTRL[LDOK]. CTRL[HALF] and CTRL[FULL] control reload timing. If CTRL[FULL] is set, a reload opportunity occurs at the end of every PWM cycle when the count equals VAL1. If CTRL[HALF] is set, a reload opportunity occurs at the half cycle when the count equals VAL0. If both CTRL[HALF] and CTRL[FULL] are set, a reload opportunity occurs twice per PWM cycle when the count equals VAL1 and when it equals VAL0.




Figure 54-31. Full Cycle Reload Frequency Change




Figure 54-32. Half Cycle Reload Frequency Change




Figure 54-33. Full and Half Cycle Reload Frequency Change

#### 54.4.3.3 Reload Flag

At every reload opportunity the PWM Reload Flag (STS[RF]) is set. Setting STS[RF] happens even if an actual reload is prevented by MCTRL[LDOK]. If the PWM reload interrupt enable bit, INTEN[RIE], is set, the STS[RF] flag generates CPU interrupt requests allowing software to calculate new PWM parameters in real time. When INTEN[RIE] is not set, reloads still occur at the selected reload rate without generating CPU interrupt requests.




Figure 54-34. PWMF Reload Interrupt Request

#### 54.4.3.4 Reload Errors

Whenever one of the VALx, FRACVALx, or CTRL[PRSC] registers is updated, the STS[RUF] flag is set to indicate that the data is not coherent. STS[RUF] will be cleared by a successful reload which consists of the reload signal while MCTRL[LDOK] is set. If STS[RUF] is set and MCTRL[LDOK] is clear when the reload signal occurs, a reload error has taken place and STS[REF] is set. If STS[RUF] is clear when a reload signal asserts, then the data is coherent and no error will be flagged.

#### 54.4.3.5 Initialization

Initialize all registers and set MCTRL[LDOK] before setting MCTRL[RUN].

#### **Note**

Even if MCTRL[LDOK] is not set, setting MCTRL[RUN] also sets the STS[RF] flag. To prevent a CPU interrupt request, clear INTEN[RIE] before setting MCTRL[RUN].

The PWM generator uses the last values loaded if MCTRL[RUN] is cleared and then set while MCTRL[LDOK] equals zero.

When MCTRL[RUN] is cleared:

- The STS[RF] flag and pending CPU interrupt requests are not cleared
- All fault circuitry remains active
- Software/external output control remains active
- Deadtime insertion continues during software/external output control

#### 54.5 Resets

All PWM registers are reset to their default values upon any system reset.

The reset forces all registers to their reset states and tri-states the PWM outputs.

NXP Semiconductors

3197

# 54.6 Interrupts

Each of the submodules within the eFlexPWM module can generate an interrupt from several sources. The fault logic can also generate interrupts. The interrupt service routine (ISR) must check the related interrupt enables and interrupt flags to determine the actual cause of the interrupt.

**Table 54-4. Interrupt Summary** 

Core Interrupt	Interrupt Flag	Interrupt Enable	Name	Description	
PWM_CMP0	SM0STS[CMPF]	SM0INTEN[CMPIE]	Submodule 0 compare interrupt	Compare event has occurred	
	SM0STS[CFA1],	SM0INTEN[CFA1IE],			
	SM0STS[CFA0],	SM0INTEN[CFA0IE],			
PWM_CAP0	SM0STS[CFB1],	SM0INTEN[CFB1IE],	Submodule 0 input	Input capture event has	
F VVIVI_CAPO	SM0STS[CFB0],	SM0INTEN[CFB0IE],	capture interrupt	occurred	
	SM0STS[CFX1],	SM0INTEN[CFX1IE],			
	SM0STS[CFX0]	SM0INTEN[CFX0IE]			
PWM_RELOAD0	SM0STS[RF]	SM0INTEN[RIE]	Submodule 0 reload interrupt	Reload event has occurred	
PWM_CMP1	SM1STS[CMPF]	SM1INTEN[CMPIE]	Submodule 1 compare interrupt	Compare event has occurred	
	SM1STS[CFA1],	SM1INTEN[CFA1IE],			
	SM1STS[CFA0],	SM1INTEN[CFA0IE],			
PWM_CAP1	SM1STS[CFB1],	SM1INTEN[CFB1IE],	Submodule 1 input	Input capture event has occurred	
FWW_CAFT	SM1STS[CFB0],	SM1INTEN[CFB0IE],	capture interrupt		
	SM1STS[CFX1],	SM1INTEN[CFX1IE],			
	SM1STS[CFX0]	SM1INTEN[CFX0IE]			
PWM_RELOAD1	SM1STS[RF]	SM1INTEN[RIE]	Submodule 1 reload interrupt	Reload event has occurred	
PWM_CMP2	SM2STS[CMPF]	SM2INTEN[CMPIE]	Submodule 2 compare interrupt	Compare event has occurred	
	SM2STS[CFA1],	SM2INTEN[CFA1IE],			
	SM2STS[CFA0],	SM2INTEN[CFA0IE],			
PWM_CAP2	SM2STS[CFB1],	SM2INTEN[CFB1IE],	Submodule 2 input	Input capture event has	
FWW_CAF2	SM2STS[CFB0],	SM2INTEN[CFB0IE],	capture interrupt	occurred	
	SM2STS[CFX1],	SM2INTEN[CFX1IE],			
	SM2STS[CFX0]	SM2INTEN[CFX0IE			
PWM_RELOAD2	SM2STS[RF]	SM2INTEN[RIE]	Submodule 2 reload interrupt	Reload event has occurred	
PWM_CMP3	SM3STS[CMPF]	SM3INTEN[CMPIE]	Submodule 3 compare interrupt	Compare event has occurred	

Table continues on the next page...

**Table 54-4. Interrupt Summary (continued)** 

Core Interrupt	Interrupt Flag	Interrupt Enable	Name	Description	
	SM3STS[CFA1],	SM3INTEN[CFA1IE],			
	SM3STS[CFA0],	SM3INTEN[CFA0IE],			
DWW CADO	SM3STS[CFB1],	SM3INTEN[CFB1IE],	Submodule 3 input	Input capture event has	
PWM_CAP3	SM3STS[CFB0],	SM3INTEN[CFB0IE],	capture interrupt	occurred	
	SM3STS[CFX1],	SM3INTEN[CFX1IE],			
	SM3STS[CFX0]	SM3INTEN[CFX0IE			
PWM_RELOAD3	SM3STS[RF]	SM3INTEN[RIE]	Submodule 3 reload interrupt	Reload event has occurred	
	SM0STS[REF]	SM0INTEN[REIE]	Submodule 0 reload error interrupt		
PWM RERR	SM1STS[REF]	SM1INTEN[REIE]	Submodule 1 reload error interrupt	Reload error has	
r www_nenn	SM2STS[REF]	SM2INTEN[REIE]	Submodule 2 reload error interrupt	occurred	
	SM3STS[REF]	SM3INTEN[REIE]	Submodule 3 reload error interrupt		
PWM_FAULT	FSTS[FFLAG]	FCTRL[FIE]	Fault input interrupt	Fault condition has been detected	

#### 54.7 DMA

Each submodule can request a DMA read access for its capture FIFOs and a DMA write request for its double buffered VALx registers.

Table 54-5. DMA Summary

DMA Request	DMA Enable	Name	Description
	SM0DMAEN[CX0DE]	SM0 Capture FIFO X0 read request	SM0CVAL0 contains a value to be read
	SM0DMAEN[CX1DE]	SM0 Capture FIFO X1 read request	SM0CVAL1 contains a value to be read
	SM0DMAEN[CA0DE]	SM0 Capture FIFO A0 read request	SM0CVAL2 contains a value to be read
Submodule 0 read request	SM0DMAEN[CA1DE]	SM0 Capture FIFO A1 read request	SM0CVAL3 contains a value to be read
	SM0DMAEN[CB0DE]	SM0 Capture FIFO B0 read request	SM0CVAL4 contains a value to be read
	SM0DMAEN[CB1DE]	SM0 Capture FIFO B1 read request	SM0CVAL5 contains a value to be read
	SM0DMAEN[CAPTDE]	SM0 Capture FIFO read request source select	Selects source of submodule0 read DMA request

Table continues on the next page...

i.MX RT1060 Processor Reference Manual, Rev. 1, 12/2018

Table 54-5. DMA Summary (continued)

DMA Request	DMA Enable	Name	Description
Submodule 0 write request	SM0DMAEN[VALDE]	SM0VALx write request	SM0VALx registers need to be updated
	SM1DMAEN[CX0DE]	SM1 Capture FIFO X0 read request	SM1CVAL0 contains a value to be read
	SM1DMAEN[CX1DE]	SM1 Capture FIFO X! read request	SM1CVAL1 contains a value to be read
	SM1DMAEN[CA0DE]	SM1Capture FIFO A0 read request	SM1CVAL2 contains a value to be read
Submodule 1 read request	SM1DMAEN[CA1DE]	SM1 Capture FIFO A1 read request	SM1CVAL3 contains a value to be read
	SM1DMAEN[CB0DE]	SM1 Capture FIFO B0 read request	SM1CVAL4 contains a value to be read
	SM1DMAEN[CB1DE]	SM1 Capture FIFO B1 read request	SM!CVAL5 contains a value to be read
	SM1DMAEN[CAPTDE]	SM1 Capture FIFO read request source select	Selects source of submodule1 read DMA request
Submodule 1 write request	SM1DMAEN[VALDE]	SM1VALx write request	SM1VALx registers need to be updated
	SM2DMAEN[CX0DE]	SM2 Capture FIFO X0 read request	SM2CVAL0 contains a value to be read
	SM2DMAEN[CX1DE]	SM2 Capture FIFO X! read request	SM2CVAL1 contains a value to be read
	SM2DMAEN[CA0DE]	SM2 Capture FIFO A0 read request	SM2CVAL2 contains a value to be read
Submodule 2 read request	SM2DMAEN[CA1DE]	SM2 Capture FIFO A1 read request	SM2CVAL3 contains a value to be read
Toda Toquoot	SM2DMAEN[CB0DE]	SM2 Capture FIFO B0 read request	SM2CVAL4 contains a value to be read
	SM2DMAEN[CB1DE]	SM2 Capture FIFO B1 read request	SM2CVAL5 contains a value to be read
	SM2DMAEN[CAPTDE]	SM2 Capture FIFO read request source select	Selects source of submodule2 read DMA request
Submodule 2 write request	SM2DMAEN[VALDE]	SM2VALx write request	SM2VALx registers need to be updated
	SM3DMAEN[CX0DE]	SM3 Capture FIFO X0 read request	SM3CVAL0 contains a value to be read
	SM3DMAEN[CX1DE]	SM3 Capture FIFO X! read request	SM3CVAL1 contains a value to be read
Submodule 3 read request	SM3DMAEN[CA0DE]	SM3 Capture FIFO A0 read request	SM3CVAL2 contains a value to be read
	SM3DMAEN[CA1DE]	SM3 Capture FIFO A1 read request	SM3CVAL3 contains a value to be read
	SM3DMAEN[CB0DE]	SM3 Capture FIFO B0 read request	SM3CVAL4 contains a value to be read

Table continues on the next page...

Table 54-5. DMA Summary (continued)

DMA Request	DMA Enable	Name	Description
	SM3DMAEN[CB1DE]	SM3 Capture FIFO B1 read request	SM3CVAL5 contains a value to be read
	SM3DMAEN[CAPTDE]	SM3 Capture FIFO read request source select	Selects source of submodule3 read DMA request
Submodule 3 write request	SM3DMAEN[VALDE]	SM3VALx write request	SM3VALx registers need to be updated

# 54.8 PWM register descriptions

The address of a register is the sum of a base address and an address offset. The base address is defined at the core level, and the address offset is defined at the module level. The PWM module has a set of registers for each PWM submodule, for the configuration logic, and for each fault channel. While the registers are 16-bit wide, they can be accessed in pairs as 32-bit registers.

Submodule registers are repeated for each PWM submodule. To designate which submodule they are in, register names are prefixed with SM0, SM1, SM2, and SM3. The base address of submodule 0 is the same as the base address for the PWM module as a whole. The base address of submodule 1 is offset \$60 from the base address for the PWM module as a whole. This \$60 offset is based on the number of registers in a submodule. The base address of submodule 2 is equal to the base address of submodule 1 plus this same \$60 offset. The pattern repeats for the base address of submodule 3.

The base address of the configuration registers is equal to the base address of the PWM module as a whole plus an offset of \$180.

Fault channel registers are repeated for each fault channel. To designate which fault channel they are in, register names are prefixed with F0 and F1. The base address of fault channel 0 is equal to the base address of the PWM module as a whole plus an offset of \$18C. The base address of fault channel 1 is the base address of fault channel 0 + \$4. This \$4 offset is based on the number of registers in a fault channel. Each of the four fields in the fault channel registers corresponds to fault inputs 3-0.

NXP Semiconductors

3201

#### **PWM Memory map** 54.8.1

Base address: 403D\_C000 for FlexPWM1; 403E\_0000 for FlexPWM2; 403E\_4000 for FlexPWM3; 403E\_8000 for FlexPWM4.

#### **NOTE**

PWM\_X only applicable to FlexPWM1, while FlexPWM2/3/4 do not have the PWMX outputs or inputs.

Offset	Register	Width	Access	Reset value
		(In bits)		
0h	Counter Register (SM0CNT)	16	RO	0000h
2h	Initial Count Register (SM0INIT)	16	RW	0000h
4h	Control 2 Register (SM0CTRL2)	16	RW	0000h
6h	Control Register (SM0CTRL)	16	RW	0400h
Ah	Value Register 0 (SM0VAL0)	16	RW	0000h
Ch	Fractional Value Register 1 (SM0FRACVAL1)	16	RW	0000h
Eh	Value Register 1 (SM0VAL1)	16	RW	0000h
10h	Fractional Value Register 2 (SM0FRACVAL2)	16	RW	0000h
12h	Value Register 2 (SM0VAL2)	16	RW	0000h
14h	Fractional Value Register 3 (SM0FRACVAL3)	16	RW	0000h
16h	Value Register 3 (SM0VAL3)	16	RW	0000h
18h	Fractional Value Register 4 (SM0FRACVAL4)	16	RW	0000h
1Ah	Value Register 4 (SM0VAL4)	16	RW	0000h
1Ch	Fractional Value Register 5 (SM0FRACVAL5)	16	RW	0000h
1Eh	Value Register 5 (SM0VAL5)	16	RW	0000h
20h	Fractional Control Register (SM0FRCTRL)	16	RW	0000h
22h	Output Control Register (SM0OCTRL)	16	RW	0000h
24h	Status Register (SM0STS)	16	W1C	0000h
26h	Interrupt Enable Register (SM0INTEN)	16	RW	0000h
28h	DMA Enable Register (SM0DMAEN)	16	RW	0000h
2Ah	Output Trigger Control Register (SM0TCTRL)	16	RW	0000h
2Ch	Fault Disable Mapping Register 0 (SM0DISMAP0)	16	RW	FFFFh
2Eh	Fault Disable Mapping Register 1 (SM0DISMAP1)	16	RW	FFFFh
30h	Deadtime Count Register 0 (SM0DTCNT0)	16	RW	07FFh
32h	Deadtime Count Register 1 (SM0DTCNT1)	16	RW	07FFh
34h	Capture Control A Register (SM0CAPTCTRLA)	16	RW	0000h
36h	Capture Compare A Register (SM0CAPTCOMPA)	16	RW	0000h
38h	Capture Control B Register (SM0CAPTCTRLB)	16	RW	0000h
3Ah	Capture Compare B Register (SM0CAPTCOMPB)	16	RW	0000h
3Ch	Capture Control X Register (SM0CAPTCTRLX)	16	RW	0000h
3Eh	Capture Compare X Register (SM0CAPTCOMPX)	16	RW	0000h

Table continues on the next page...

i.MX RT1060 Processor Reference Manual, Rev. 1, 12/2018 3202 **NXP Semiconductors** 

Offset	Register	Width	Access	Reset value
		(In bits)		
40h	Capture Value 0 Register (SM0CVAL0)	16	RO	0000h
42h	Capture Value 0 Cycle Register (SM0CVAL0CYC)	16	RO	0000h
44h	Capture Value 1 Register (SM0CVAL1)	16	RO	0000h
46h	Capture Value 1 Cycle Register (SM0CVAL1CYC)	16	RO	0000h
48h	Capture Value 2 Register (SM0CVAL2)	16	RO	0000h
4Ah	Capture Value 2 Cycle Register (SM0CVAL2CYC)	16	RO	0000h
4Ch	Capture Value 3 Register (SM0CVAL3)	16	RO	0000h
4Eh	Capture Value 3 Cycle Register (SM0CVAL3CYC)	16	RO	0000h
50h	Capture Value 4 Register (SM0CVAL4)	16	RO	0000h
52h	Capture Value 4 Cycle Register (SM0CVAL4CYC)	16	RO	0000h
54h	Capture Value 5 Register (SM0CVAL5)	16	RO	0000h
56h	Capture Value 5 Cycle Register (SM0CVAL5CYC)	16	RO	0000h
60h	Counter Register (SM1CNT)	16	RO	0000h
62h	Initial Count Register (SM1INIT)	16	RW	0000h
64h	Control 2 Register (SM1CTRL2)	16	RW	0000h
66h	Control Register (SM1CTRL)	16	RW	0400h
6Ah	Value Register 0 (SM1VAL0)	16	RW	0000h
6Ch	Fractional Value Register 1 (SM1FRACVAL1)	16	RW	0000h
6Eh	Value Register 1 (SM1VAL1)	16	RW	0000h
70h	Fractional Value Register 2 (SM1FRACVAL2)	16	RW	0000h
72h	Value Register 2 (SM1VAL2)	16	RW	0000h
74h	Fractional Value Register 3 (SM1FRACVAL3)	16	RW	0000h
76h	Value Register 3 (SM1VAL3)	16	RW	0000h
78h	Fractional Value Register 4 (SM1FRACVAL4)	16	RW	0000h
7Ah	Value Register 4 (SM1VAL4)	16	RW	0000h
7Ch	Fractional Value Register 5 (SM1FRACVAL5)	16	RW	0000h
7Eh	Value Register 5 (SM1VAL5)	16	RW	0000h
80h	Fractional Control Register (SM1FRCTRL)	16	RW	0000h
82h	Output Control Register (SM1OCTRL)	16	RW	0000h
84h	Status Register (SM1STS)	16	W1C	0000h
86h	Interrupt Enable Register (SM1INTEN)	16	RW	0000h
88h	DMA Enable Register (SM1DMAEN)	16	RW	0000h
8Ah	Output Trigger Control Register (SM1TCTRL)	16	RW	0000h
8Ch	Fault Disable Mapping Register 0 (SM1DISMAP0)	16	RW	FFFFh
8Eh	Fault Disable Mapping Register 1 (SM1DISMAP1)	16	RW	FFFFh
90h	Deadtime Count Register 0 (SM1DTCNT0)	16	RW	07FFh
92h	Deadtime Count Register 1 (SM1DTCNT1)	16	RW	07FFh
94h	Capture Control A Register (SM1CAPTCTRLA)	16	RW	0000h
96h	Capture Compare A Register (SM1CAPTCOMPA)	16	RW	0000h
98h	Capture Control B Register (SM1CAPTCTRLB)	16	RW	0000h

Table continues on the next page...

i.MX RT1060 Processor Reference Manual, Rev. 1, 12/2018

#### PWM register descriptions

Offset	Register	Width	Access	Reset value
		(In bits)		
9Ah	Capture Compare B Register (SM1CAPTCOMPB)	16	RW	0000h
9Ch	Capture Control X Register (SM1CAPTCTRLX)	16	RW	0000h
9Eh	Capture Compare X Register (SM1CAPTCOMPX)	16	RW	0000h
A0h	Capture Value 0 Register (SM1CVAL0)	16	RO	0000h
A2h	Capture Value 0 Cycle Register (SM1CVAL0CYC)	16	RO	0000h
A4h	Capture Value 1 Register (SM1CVAL1)	16	RO	0000h
A6h	Capture Value 1 Cycle Register (SM1CVAL1CYC)	16	RO	0000h
A8h	Capture Value 2 Register (SM1CVAL2)	16	RO	0000h
AAh	Capture Value 2 Cycle Register (SM1CVAL2CYC)	16	RO	0000h
ACh	Capture Value 3 Register (SM1CVAL3)	16	RO	0000h
AEh	Capture Value 3 Cycle Register (SM1CVAL3CYC)	16	RO	0000h
B0h	Capture Value 4 Register (SM1CVAL4)	16	RO	0000h
B2h	Capture Value 4 Cycle Register (SM1CVAL4CYC)	16	RO	0000h
B4h	Capture Value 5 Register (SM1CVAL5)	16	RO	0000h
B6h	Capture Value 5 Cycle Register (SM1CVAL5CYC)	16	RO	0000h
C0h	Counter Register (SM2CNT)	16	RO	0000h
C2h	Initial Count Register (SM2INIT)	16	RW	0000h
C4h	Control 2 Register (SM2CTRL2)	16	RW	0000h
C6h	Control Register (SM2CTRL)	16	RW	0400h
CAh	Value Register 0 (SM2VAL0)	16	RW	0000h
CCh	Fractional Value Register 1 (SM2FRACVAL1)	16	RW	0000h
CEh	Value Register 1 (SM2VAL1)	16	RW	0000h
D0h	Fractional Value Register 2 (SM2FRACVAL2)	16	RW	0000h
D2h	Value Register 2 (SM2VAL2)	16	RW	0000h
D4h	Fractional Value Register 3 (SM2FRACVAL3)	16	RW	0000h
D6h	Value Register 3 (SM2VAL3)	16	RW	0000h
D8h	Fractional Value Register 4 (SM2FRACVAL4)	16	RW	0000h
DAh	Value Register 4 (SM2VAL4)	16	RW	0000h
DCh	Fractional Value Register 5 (SM2FRACVAL5)	16	RW	0000h
DEh	Value Register 5 (SM2VAL5)	16	RW	0000h
E0h	Fractional Control Register (SM2FRCTRL)	16	RW	0000h
E2h	Output Control Register (SM2OCTRL)	16	RW	0000h
E4h	Status Register (SM2STS)	16	W1C	0000h
E6h	Interrupt Enable Register (SM2INTEN)	16	RW	0000h
E8h	DMA Enable Register (SM2DMAEN)	16	RW	0000h
EAh	Output Trigger Control Register (SM2TCTRL)	16	RW	0000h
ECh	Fault Disable Mapping Register 0 (SM2DISMAP0)	16	RW	FFFFh
EEh	Fault Disable Mapping Register 1 (SM2DISMAP1)	16	RW	FFFFh
F0h	Deadtime Count Register 0 (SM2DTCNT0)	16	RW	07FFh
F2h	Deadtime Count Register 1 (SM2DTCNT1)	16	RW	07FFh

Table continues on the next page...

Offset	Register	Width	Access	Reset value
		(In bits)		
F4h	Capture Control A Register (SM2CAPTCTRLA)	16	RW	0000h
F6h	Capture Compare A Register (SM2CAPTCOMPA)	16	RW	0000h
F8h	Capture Control B Register (SM2CAPTCTRLB)	16	RW	0000h
FAh	Capture Compare B Register (SM2CAPTCOMPB)	16	RW	0000h
FCh	Capture Control X Register (SM2CAPTCTRLX)	16	RW	0000h
FEh	Capture Compare X Register (SM2CAPTCOMPX)	16	RW	0000h
100h	Capture Value 0 Register (SM2CVAL0)	16	RO	0000h
102h	Capture Value 0 Cycle Register (SM2CVAL0CYC)	16	RO	0000h
104h	Capture Value 1 Register (SM2CVAL1)	16	RO	0000h
106h	Capture Value 1 Cycle Register (SM2CVAL1CYC)	16	RO	0000h
108h	Capture Value 2 Register (SM2CVAL2)	16	RO	0000h
10Ah	Capture Value 2 Cycle Register (SM2CVAL2CYC)	16	RO	0000h
10Ch	Capture Value 3 Register (SM2CVAL3)	16	RO	0000h
10Eh	Capture Value 3 Cycle Register (SM2CVAL3CYC)	16	RO	0000h
110h	Capture Value 4 Register (SM2CVAL4)	16	RO	0000h
112h	Capture Value 4 Cycle Register (SM2CVAL4CYC)	16	RO	0000h
114h	Capture Value 5 Register (SM2CVAL5)	16	RO	0000h
116h	Capture Value 5 Cycle Register (SM2CVAL5CYC)	16	RO	0000h
120h	Counter Register (SM3CNT)	16	RO	0000h
122h	Initial Count Register (SM3INIT)	16	RW	0000h
124h	Control 2 Register (SM3CTRL2)	16	RW	0000h
126h	Control Register (SM3CTRL)	16	RW	0400h
12Ah	Value Register 0 (SM3VAL0)	16	RW	0000h
12Ch	Fractional Value Register 1 (SM3FRACVAL1)	16	RW	0000h
12Eh	Value Register 1 (SM3VAL1)	16	RW	0000h
130h	Fractional Value Register 2 (SM3FRACVAL2)	16	RW	0000h
132h	Value Register 2 (SM3VAL2)	16	RW	0000h
134h	Fractional Value Register 3 (SM3FRACVAL3)	16	RW	0000h
136h	Value Register 3 (SM3VAL3)	16	RW	0000h
138h	Fractional Value Register 4 (SM3FRACVAL4)	16	RW	0000h
13Ah	Value Register 4 (SM3VAL4)	16	RW	0000h
13Ch	Fractional Value Register 5 (SM3FRACVAL5)	16	RW	0000h
13Eh	Value Register 5 (SM3VAL5)	16	RW	0000h
140h	Fractional Control Register (SM3FRCTRL)	16	RW	0000h
142h	Output Control Register (SM3OCTRL)	16	RW	0000h
144h	Status Register (SM3STS)	16	W1C	0000h
146h	Interrupt Enable Register (SM3INTEN)	16	RW	0000h
148h	DMA Enable Register (SM3DMAEN)	16	RW	0000h
14Ah	Output Trigger Control Register (SM3TCTRL)	16	RW	0000h
14Ch	Fault Disable Mapping Register 0 (SM3DISMAP0)	16	RW	FFFFh

Table continues on the next page...

#### **PWM register descriptions**

Offset	Register	Width	Access	Reset value
		(In bits)		
14Eh	Fault Disable Mapping Register 1 (SM3DISMAP1)	16	RW	FFFFh
150h	Deadtime Count Register 0 (SM3DTCNT0)	16	RW	07FFh
152h	Deadtime Count Register 1 (SM3DTCNT1)	16	RW	07FFh
154h	Capture Control A Register (SM3CAPTCTRLA)	16	RW	0000h
156h	Capture Compare A Register (SM3CAPTCOMPA)	16	RW	0000h
158h	Capture Control B Register (SM3CAPTCTRLB)	16	RW	0000h
15Ah	Capture Compare B Register (SM3CAPTCOMPB)	16	RW	0000h
15Ch	Capture Control X Register (SM3CAPTCTRLX)	16	RW	0000h
15Eh	Capture Compare X Register (SM3CAPTCOMPX)	16	RW	0000h
160h	Capture Value 0 Register (SM3CVAL0)	16	RO	0000h
162h	Capture Value 0 Cycle Register (SM3CVAL0CYC)	16	RO	0000h
164h	Capture Value 1 Register (SM3CVAL1)	16	RO	0000h
166h	Capture Value 1 Cycle Register (SM3CVAL1CYC)	16	RO	0000h
168h	Capture Value 2 Register (SM3CVAL2)	16	RO	0000h
16Ah	Capture Value 2 Cycle Register (SM3CVAL2CYC)	16	RO	0000h
16Ch	Capture Value 3 Register (SM3CVAL3)	16	RO	0000h
16Eh	Capture Value 3 Cycle Register (SM3CVAL3CYC)	16	RO	0000h
170h	Capture Value 4 Register (SM3CVAL4)	16	RO	0000h
172h	Capture Value 4 Cycle Register (SM3CVAL4CYC)	16	RO	0000h
174h	Capture Value 5 Register (SM3CVAL5)	16	RO	0000h
176h	Capture Value 5 Cycle Register (SM3CVAL5CYC)	16	RO	0000h
180h	Output Enable Register (OUTEN)	16	RW	0000h
182h	Mask Register (MASK)	16	RW	0000h
184h	Software Controlled Output Register (SWCOUT)	16	RW	0000h
186h	PWM Source Select Register (DTSRCSEL)	16	RW	0000h
188h	Master Control Register (MCTRL)	16	RW	0000h
18Ah	Master Control 2 Register (MCTRL2)	16	RW	0000h
18Ch	Fault Control Register (FCTRL0)	16	RW	0000h
18Eh	Fault Status Register (FSTS0)	16	RW	0000h
190h	Fault Filter Register (FFILT0)	16	RW	0000h
192h	Fault Test Register (FTST0)	16	RW	0000h
194h	Fault Control 2 Register (FCTRL20)	16	RW	0000h

# 54.8.2 Counter Register (SM0CNT - SM3CNT)

#### 54.8.2.1 Offset


For a = 0 to 3:

Register	Offset
SMaCNT	$0h + (a \times 60h)$

#### 54.8.2.2 Function

This read-only register displays the state of the signed 16-bit submodule counter. This register is not byte accessible.

## 54.8.2.3 **Diagram**



#### 54.8.2.4 Fields

Field	Function
15-0	Counter Register Bits
CNT	

# 54.8.3 Initial Count Register (SM0INIT - SM3INIT)

#### 54.8.3.1 Offset

For a = 0 to 3:

Register	Offset							
SMalNIT	2h + (a × 60h)							

i.MX RT1060 Processor Reference Manual, Rev. 1, 12/2018


#### 54.8.3.2 Function

The 16-bit signed value in this buffered, read/write register defines the initial count value for the PWM in PWM clock periods. This is the value loaded into the submodule counter when local sync, master sync, or master reload is asserted (based on the value of CTRL2[INIT\_SEL]) or when CTRL2[FORCE] is asserted and force init is enabled. For PWM operation, the buffered contents of this register are loaded into the counter at the start of every PWM cycle. This register is not byte accessible.

#### NOTE

The INIT register is buffered. The value written does not take effect until MCTRL[LDOK] is set and the next PWM load cycle begins or CTRL[LDMOD] is set. This register cannot be written when MCTRL[LDOK] is set. Reading INIT reads the value in a buffer and not necessarily the value the PWM generator is currently using.

#### 54.8.3.3 Diagram



#### 54.8.3.4 **Fields**

Field	Function
15-0	Initial Count Register Bits
INIT	

# Control 2 Register (SM0CTRL2 - SM3CTRL2)


3208

## 54.8.4.1 Offset

For a = 0 to 3:

Register	Offset							
SMaCTRL2	$4h + (a \times 60h)$							

# 54.8.4.2 **Diagram**



## 54.8.4.3 Fields

Field	Function
15	Debug Enable
DBGEN	When set to one, the PWM will continue to run while the chip is in debug mode. If the device enters debug mode and this bit is zero, then the PWM outputs will be disabled until debug mode is exited. At that point the PWM pins will resume operation as programmed in the PWM registers.
	For certain types of motors (such as 3-phase AC), it is imperative that this bit be left in its default state (in which the PWM is disabled in debug mode). Failure to do so could result in damage to the motor or inverter. For other types of motors (example: DC motors), this bit might safely be set to one, enabling the PWM in debug mode. The key point is PWM parameter updates will not occur in debug mode. Any motors requiring such updates should be disabled during debug mode. If in doubt, leave this bit set to zero.
14	WAIT Enable
WAITEN	When set to one, the PWM will continue to run while the chip is in WAIT mode. In this mode, the peripheral clock continues to run but the CPU clock does not. If the device enters WAIT mode and this bit is zero, then the PWM outputs will be disabled until WAIT mode is exited. At that point the PWM pins will resume operation as programmed in the PWM registers.
	For certain types of motors (such as 3-phase AC), it is imperative that this bit be left in its default state (in which the PWM is disabled in WAIT mode). Failure to do so could result in damage to the motor or inverter. For other types of motors (example: DC motors), this bit might safely be set to one, enabling the PWM in WAIT mode. The key point is PWM parameter updates will not occur in this mode. Any motors requiring such updates should be disabled during WAIT mode. If in doubt, leave this bit set to zero.
13	Independent or Complementary Pair Operation
INDEP	

Table continues on the next page...

i.MX RT1060 Processor Reference Manual, Rev. 1, 12/2018

#### PWM register descriptions

Field	Function										
	This bit determines if the PWM_A and PWM_B channels will be independent PWMs or a complementary PWM pair.										
	0b - PWM_A and PWM_B form a complementary PWM pair.  1b - PWM_A and PWM_B outputs are independent PWMs.										
12	PWM23 Initial Value										
PWM23_INIT	This read/write bit determines the initial value for PWM23 and the value to which it is forced when FORCE_INIT is asserted.										
11	PWM45 Initial Value										
PWM45_INIT	This read/write bit determines the initial value for PWM45 and the value to which it is forced when FORCE_INIT is asserted.										
10	PWM_X Initial Value										
PWMX_INIT	This read/write bit determines the initial value for PWM_X and the value to which it is forced when FORCE_INIT is asserted.										
9-8	Initialization Control Select										
INIT_SEL	These read/write bits control the source of the INIT signal which goes to the counter.										
	00b - Local sync (PWM_X) causes initialization. 01b - Master reload from submodule 0 causes initialization. This setting should not be used in submodule 0 as it will force the INIT signal to logic 0. The submodule counter will only reinitialize when a master reload occurs. 10b - Master sync from submodule 0 causes initialization. This setting should not be used in submodule 0 as it will force the INIT signal to logic 0. 11b - EXT_SYNC causes initialization.										
7	FRCEN										
FRCEN	This bit allows the CTRL2[FORCE] signal to initialize the counter without regard to the signal selected by CTRL2[INIT_SEL]. This is a software controlled initialization. A forced initialization will also assert the local reload if MCTRL[LDOK] is set.  0b - Initialization from a FORCE_OUT is disabled.  1b - Initialization from a FORCE_OUT is enabled.										
6	Force Initialization										
FORCE	If CTRL2[FORCE_SEL] is set to 000, writing a 1 to this bit results in a FORCE_OUT event. This causes the following actions to be taken:  • The PWM_A and PWM_B output pins will assume values based on DTSRCSEL[SMxSEL23] and DTSRCSEL[SMxSEL45].  • If CTRL2[FRCEN] is set, the counter value will be initialized with the INIT register value.										
5-3 FORCE_SEL	This read/write bit determines the source of the FORCE OUTPUT signal for this submodule.  000b - The local force signal, CTRL2[FORCE], from this submodule is used to force updates.  001b - The master force signal from submodule 0 is used to force updates. This setting should not be used in submodule 0 as it will hold the FORCE OUTPUT signal to logic 0.  010b - The local reload signal from this submodule is used to force updates without regard to the state of LDOK.  011b - The master reload signal from submodule0 is used to force updates if LDOK is set. This setting should not be used in submodule0 as it will hold the FORCE OUTPUT signal to logic 0.  100b - The local sync signal from this submodule0 is used to force updates.  101b - The master sync signal from submodule0 is used to force updates. This setting should not be used in submodule0 as it will hold the FORCE OUTPUT signal to logic 0.  110b - The external force signal, EXT_FORCE, from outside the PWM module causes updates.  111b - The external sync signal, EXT_SYNC, from outside the PWM module causes updates.										
2	Reload Source Select										
RELOAD_SEL	This read/write bit determines the source of the RELOAD signal for this submodule. When this bit is set, MCTRL[LDOK[0]] for submodule 0 should be used since the local MCTRL[LDOK] will be ignored.										

Table continues on the next page...

i.MX RT1060 Processor Reference Manual, Rev. 1, 12/2018

Field	Function
	0b - The local RELOAD signal is used to reload registers.  1b - The master RELOAD signal (from submodule 0) is used to reload registers. This setting should not be used in submodule 0 as it will force the RELOAD signal to logic 0.
1-0	Clock Source Select
CLK_SEL	These read/write bits determine the source of the clock signal for this submodule.  00b - The IPBus clock is used as the clock for the local prescaler and counter.  01b - EXT_CLK is used as the clock for the local prescaler and counter.  10b - Submodule 0's clock (AUX_CLK) is used as the source clock for the local prescaler and counter. This setting should not be used in submodule 0 as it will force the clock to logic 0.  11b - reserved


# 54.8.5 Control Register (SM0CTRL - SM3CTRL)

#### 54.8.5.1 Offset

For a = 0 to 3:

Register	Offset							
SMaCTRL	$6h + (a \times 60h)$							

# 54.8.5.2 **Diagram**



#### 54.8.5.3 Fields

Field	Function
15-12	Load Frequency
LDFQ	These buffered read/write bits select the PWM load frequency. Reset clears LDFQ, selecting loading every PWM opportunity. A PWM opportunity is determined by HALF and FULL.

Table continues on the next page...

i.MX RT1060 Processor Reference Manual, Rev. 1, 12/2018

#### PWM register descriptions

Field	Function
Field	NOTE: LDFQ takes effect when the current load cycle is complete, regardless of the state of MCTRL[LDOK]. Reading LDFQ reads the buffered values and not necessarily the values currently in effect.  0000b - Every PWM opportunity 0001b - Every 2 PWM opportunities 0010b - Every 3 PWM opportunities 0011b - Every 4 PWM opportunities 0100b - Every 5 PWM opportunities 0101b - Every 6 PWM opportunities 0110b - Every 7 PWM opportunities 0111b - Every 8 PWM opportunities 1000b - Every 9 PWM opportunities 1001b - Every 10 PWM opportunities 1010b - Every 11 PWM opportunities
	1011b - Every 12 PWM opportunities 1100b - Every 13 PWM opportunities 1101b - Every 14 PWM opportunities 1110b - Every 15 PWM opportunities 1111b - Every 16 PWM opportunities
11	Half Cycle Reload
HALF	This read/write bit enables half-cycle reloads. A half cycle is defined by when the submodule counter matches the VAL0 register and does not have to be half way through the PWM cycle.
	0b - Half-cycle reloads disabled. 1b - Half-cycle reloads enabled.
10	Full Cycle Reload
FULL	This read/write bit enables full-cycle reloads. A full cycle is defined by when the submodule counter matches the VAL1 register. Either CTRL[HALF] or CTRL[FULL] must be set in order to move the buffere data into the registers used by the PWM generators or CTRL[LDMOD] must be set. If both CTRL[HALF] and CTRL[FULL] are set, then reloads can occur twice per cycle.
	0b - Full-cycle reloads disabled. 1b - Full-cycle reloads enabled.
9-8	Deadtime
DT	These read only bits reflect the sampled values of the PWM_X input at the end of each deadtime. Sampling occurs at the end of deadtime 0 for DT[0] and the end of deadtime 1 for DT[1]. Reset clears these bits.
7	Compare Mode
COMPMODE	This bit controls how comparisons are made between the VAL* registers and the PWM submodule counter. This bit can only be written one time after which it requires a reset to release the bit for writing again.
	Ob - The VAL* registers and the PWM counter are compared using an "equal to" method. This means that PWM edges are only produced when the counter is equal to one of the VAL* register values. This implies that a PWMA output that is high at the end of a period will maintain this state until a match with VAL3 clears the output in the following period.  1b - The VAL* registers and the PWM counter are compared using an "equal to or greater than" method. This means that PWM edges are produced when the counter is equal to or greater than one of the VAL* register values. This implies that a PWMA output that is high at the end of a perio could go low at the start of the next period if the starting counter value is greater than (but not necessarily equal to) the new VAL3 value.
6-4	Prescaler
PRSC	These buffered read/write bits select the divide ratio of the PWM clock frequency selected by CTRL2[CLK_SEL].

Table continues on the next page...

i.MX RT1060 Processor Reference Manual, Rev. 1, 12/2018

Field	Function										
	NOTE: Reading CTRL[PRSC] reads the buffered values and not necessarily the values currently in effect. CTRL[PRSC] takes effect at the beginning of the next PWM cycle and only when the load okay bit, MCTRL[LDOK], is set or CTRL[LDMOD] is set. This field cannot be written when MCTRL[LDOK] is set.  000b - PWM clock frequency = f <sub>clk</sub> 001b - PWM clock frequency = f <sub>clk</sub> /2 010b - PWM clock frequency = f <sub>clk</sub> /4 011b - PWM clock frequency = f <sub>clk</sub> /8 100b - PWM clock frequency = f <sub>clk</sub> /16 101b - PWM clock frequency = f <sub>clk</sub> /32 110b - PWM clock frequency = f <sub>clk</sub> /64 111b - PWM clock frequency = f <sub>clk</sub> /128										
3	Split the DBLPWM signal to PWMA and PWMB										
SPLIT	This read/write bit is only used when DBLEN is set. This bit allows the two PWM pulses generated by DBLEN to be split with one pulse on PWMA and one on PWMB. The two pulses within the same PWM period are created by an XOR function of the PWMA and PWMB sources. The splitting function causes PWMA to output the pulse that occurs when the PWMA source is 1 and the PWMB source is 0. The PWMB output occurs when the PWMB source is 1 and the PWMA source is 0. (See Double Switching PWMs.)										
	0b - DBLPWM is not split. PWMA and PWMB each have double pulses. 1b - DBLPWM is split to PWMA and PWMB.										
2	Load Mode Select										
LDMOD	This read/write bit selects the timing of loading the buffered registers for this submodule.										
	0b - Buffered registers of this submodule are loaded and take effect at the next PWM reload if MCTRL[LDOK] is set. 1b - Buffered registers of this submodule are loaded and take effect immediately upon MCTRL[LDOK] being set. In this case it is not necessary to set CTRL[FULL] or CTRL[HALF].										
1	PWMX Double Switching Enable										
DBLX	This read/write bit enables the double switching behavior on PWMX. When this bit is set, the PWMX output shall be the exclusive OR combination of PWMA and PWMB prior to polarity and masking considerations.										
	0b - PWMX double pulse disabled. 1b - PWMX double pulse enabled.										
0	Double Switching Enable										
DBLEN	This read/write bit enables the double switching PWM behavior(See Double Switching PWMs). Double switching is not compatible with fractional PWM clock generation. Make sure this bit is clear when setting FRCTRL[FRAC23_EN], FRCTRL[FRAC45_EN], or FRCTRL[FRAC1_EN].										
	0b - Double switching disabled. 1b - Double switching enabled.										

# 54.8.6 Value Register 0 (SM0VAL0 - SM3VAL0)

# 54.8.6.1 Offset

For a = 0 to 3:

i.MX RT1060 Processor Reference Manual, Rev. 1, 12/2018

#### **PWM register descriptions**

Register	Offset							
SMaVAL0	$Ah + (a \times 60h)$							

# 54.8.6.2 **Diagram**

Bits	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R								\/A	1.0							
W	VALO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

#### 54.8.6.3 Fields

Field	Function
15-0	Value Register 0
VAL0	The 16-bit signed value in this buffered, read/write register defines the mid-cycle reload point for the PWM in PWM clock periods. This value also defines when the PWM_X signal is set and the local sync signal is reset. This register is not byte accessible.
	NOTE: The VAL0 register is buffered. The value written does not take effect until MCTRL[LDOK] is set and the next PWM load cycle begins or CTRL[LDMOD] is set. VAL0 cannot be written when MCTRL[LDOK] is set. Reading VAL0 reads the value in a buffer. It is not necessarily the value the PWM generator is currently using.

# 54.8.7 Fractional Value Register 1 (SM0FRACVAL1 - SM3FRACV AL1)

#### 54.8.7.1 Offset

For a = 0 to 3:

Register	Offset							
SMaFRACVAL1	$Ch + (a \times 60h)$							

i.MX RT1060 Processor Reference Manual, Rev. 1, 12/2018 3214 **NXP Semiconductors** 

# 54.8.7.2 **Diagram**

Bits	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R			2467/41	4							0					
w		FF	RACVAL	-1												
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

## 54.8.7.3 Fields

Field	Function
15-11	Fractional Value 1 Register
FRACVAL1	These bits act as a fractional addition to the value in the VAL1 register which controls the PWM period width. The PWM period is computed in terms of IPBus clock cycles. This fractional portion is accumulated at the end of every cycle until an additional whole IPBus cycle is reached. At this time the value being used for VAL1 is temporarily incremented and the PWM cycle is extended by one clock period to compensate for the accumulated fractional values.
	NOTE: The FRACVAL1 register is buffered. The value written does not take effect until MCTRL[LDOK] is set and the next PWM load cycle begins or CTRL[LDMOD] is set. FRACVAL1 cannot be written when MCTRL[LDOK] is set. Reading FRACVAL1 reads the value in a buffer and not necessarily the value the PWM generator is currently using.
10-0	RESERVED
_	

# 54.8.8 Value Register 1 (SM0VAL1 - SM3VAL1)

#### 54.8.8.1 Offset

For a = 0 to 3:

Register	Offset								
SMaVAL1	$Eh + (a \times 60h)$								

i.MX RT1060 Processor Reference Manual, Rev. 1, 12/2018

3215

# 54.8.8.2 **Diagram**

Bits	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R								1/4	1.4							
w	VAL1															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

## 54.8.8.3 Fields

Field	Function										
15-0	alue Register 1										
VAL1	The 16-bit signed value written to this buffered, read/write register defines the modulo count value (maximum count) for the submodule counter. Upon reaching this count value, the counter reloads itself with the contents of the INIT register and asserts the local sync signal while resetting PWM_X. This register is not byte accessible.										
	NOTE: The VAL1 register is buffered. The value written does not take effect until MCTRL[LDOK] is set and the next PWM load cycle begins or CTRL[LDMOD] is set. VAL1 cannot be written when MCTRL[LDOK] is set. Reading VAL1 reads the value in a buffer. It is not necessarily the value the PWM generator is currently using.										
	<b>NOTE:</b> When using FRACVAL1, limit the maximum value of VAL1 to 0xFFFE for unsigned applications or to 0x7FFE for signed applications, to avoid counter rollovers caused by accumulating the fractional period defined by FRACVAL1.										
	NOTE: If the VAL1 register defines the timer period (Local Sync is selected as the counter initialization signal), a 100% duty cycle cannot be achieved on the PWMX output. After the count reaches VAL1, the PWMX output is low for a minimum of one count every cycle. When the Master Sync signal (only originated by the Local Sync from sub-module 0) is used to control the timer period, the VAL1 register can be free for other functions such as PWM generation without the duty cycle limitation.										

# 54.8.9 Fractional Value Register 2 (SM0FRACVAL2 - SM3FRACV AL2)

#### 54.8.9.1 Offset

For a = 0 to 3:

Register	Offset
SMaFRACVAL2	$10h + (a \times 60h)$

i.MX RT1060 Processor Reference Manual, Rev. 1, 12/2018 3216 **NXP Semiconductors** 

# 54.8.9.2 **Diagram**

Bits	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R			2467/41	0							0					
w		FF	RACVAL	_2												
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

## 54.8.9.3 Fields

Field	Function
15-11	Fractional Value 2
FRACVAL2	These bits act as a fractional addition to the value in the VAL2 register which controls the PWM_A turn on timing. It is also used to control the fractional addition to the turn off delay of PWM_B when MCTRL[IPOLx]=0 in complementary mode, CTRL2[INDEP]=0.
	NOTE: The FRACVAL2 register is buffered. The value written does not take effect until MCTRL[LDOK] is set and the next PWM load cycle begins or CTRL[LDMOD] is set. FRACVAL2 cannot be written when MCTRL[LDOK] is set. Reading FRACVAL2 reads the value in a buffer and not necessarily the value the PWM generator is currently using.  NOTE: FRCTRL[FRAC23_EN] should be set to 0 when the values of VAL2 and VAL3 cause the high or low time of the PWM output to be 3 cycles or less.
10-0	RESERVED
_	

# 54.8.10 Value Register 2 (SM0VAL2 - SM3VAL2)

## 54.8.10.1 Offset

For a = 0 to 3:

Register	Offset
SMaVAL2	12h + (a × 60h)

i.MX RT1060 Processor Reference Manual, Rev. 1, 12/2018

3217

## 54.8.10.2 Diagram

Bits	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R								1/4	1.0							
w	VAL2															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

## 54.8.10.3 Fields

Field	Function										
15-0	lue Register 2										
VAL2	The 16-bit signed value in this buffered, read/write register defines the count value to set PWM23 high. This register is not byte accessible.										
	NOTE: The VAL2 register is buffered. The value written does not take effect until MCTRL[LDOK] is set and the next PWM load cycle begins or CTRL[LDMOD] is set. VAL2 cannot be written when MCTRL[LDOK] is set. Reading VAL2 reads the value in a buffer and not necessarily the value the PWM generator is currently using.										


# 54.8.11 Fractional Value Register 3 (SM0FRACVAL3 - SM3FRACV AL3)

#### 54.8.11.1 Offset

For a = 0 to 3:

Register	Offset						
SMaFRACVAL3	14h + (a × 60h)						

# 54.8.11.2 Diagram



i.MX RT1060 Processor Reference Manual, Rev. 1, 12/2018

#### 54.8.11.3 Fields

Field	Function										
15-11	ractional Value 3										
FRACVAL3	These bits act as a fractional addition to the value in the VAL3 register which controls the PWM_A turn off timing. It is also used to control the fractional addition to the turn on delay of PWM_B when MCTRL[IPOLx]=0 in complementary mode, CTRL2[INDEP]=0.										
	NOTE: The FRACVAL3 register is buffered. The value written does not take effect until MCTRL[LDOK] is set and the next PWM load cycle begins or CTRL[LDMOD] is set. FRACVAL3 cannot be written when MCTRL[LDOK] is set. Reading FRACVAL3 reads the value in a buffer and not necessarily the value the PWM generator is currently using.  NOTE: FRCTRL[FRAC23_EN] should be set to 0 when the values of VAL2 and VAL3 cause the high or low time of the PWM output to be 3 cycles or less.										
10-0	RESERVED										
_											


# 54.8.12 Value Register 3 (SM0VAL3 - SM3VAL3)

#### 54.8.12.1 Offset

For a = 0 to 3:

Register	Offset						
SMaVAL3	$16h + (a \times 60h)$						

## 54.8.12.2 Diagram



i.MX RT1060 Processor Reference Manual, Rev. 1, 12/2018

#### 54.8.12.3 Fields

Field	Function										
15-0	alue Register 3										
VAL3	The 16-bit signed value in this buffered, read/write register defines the count value to set PWM23 low. This register is not byte accessible.										
	NOTE: The VAL3 register is buffered. The value written does not take effect until MCTRL[LDOK] is set and the next PWM load cycle begins or CTRL[LDMOD] is set. VAL3 cannot be written when MCTRL[LDOK] is set. Reading VAL3 reads the value in a buffer and not necessarily the value the PWM generator is currently using.										


# 54.8.13 Fractional Value Register 4 (SM0FRACVAL4 - SM3FRACV AL4)

#### 54.8.13.1 Offset

For a = 0 to 3:

Register	Offset						
SMaFRACVAL4	$18h + (a \times 60h)$						

## 54.8.13.2 **Diagram**



#### 54.8.13.3 Fields

Field	Function
15-11	Fractional Value 4
	These bits act as a fractional addition to the value in the VAL4 register which controls the PWM_B turn on timing. It is also used to control the fractional addition to the turn off delay of PWM_A when MCTRL[IPOLx]=1 in complementary mode, CTRL2[INDEP]=0.

Table continues on the next page...

i.MX RT1060 Processor Reference Manual, Rev. 1, 12/2018

#### Chapter 54 Enhanced Flex Pulse Width Modulator (eFlexPWM)

Field	Function											
	NOTE: The FRACVAL4 register is buffered. The value written does not take effect until MCTRL[LDOK] is set and the next PWM load cycle begins or CTRL[LDMOD] is set. FRACVAL4 cannot be written when MCTRL[LDOK] is set. Reading FRACVAL4 reads the value in a buffer and not necessarily the value the PWM generator is currently using.  NOTE: FRCTRL[FRAC45_EN] should be set to 0 when the values of VAL4 and VAL5 cause the high or low time of the PWM output to be 3 cycles or less.											
10-0	RESERVED											
_												


# 54.8.14 Value Register 4 (SM0VAL4 - SM3VAL4)

#### 54.8.14.1 Offset

For a = 0 to 3:

Register	Offset							
SMaVAL4	$1Ah + (a \times 60h)$							

# 54.8.14.2 Diagram



#### 54.8.14.3 Fields

Field	Function									
15-0	Value Register 4									
VAL4	The 16-bit signed value in this buffered, read/write register defines the count value to set PWM45 high. This register is not byte accessible.									
	NOTE: The VAL4 register is buffered. The value written does not take effect until MCTRL[LDOK] is set and the next PWM load cycle begins or CTRL[LDMOD] is set. VAL4 cannot be written when MCTRL[LDOK] is set. Reading VAL4 reads the value in a buffer and not necessarily the value the PWM generator is currently using.									

i.MX RT1060 Processor Reference Manual, Rev. 1, 12/2018

# 54.8.15 Fractional Value Register 5 (SM0FRACVAL5 - SM3FRACV AL5)

### 54.8.15.1 Offset

For a = 0 to 3:

Register	Offset
SMaFRACVAL5	1Ch + (a × 60h)

# 54.8.15.2 **Diagram**

Bits	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	EDACWAL 5										0					
W	FRACVAL5															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

#### 54.8.15.3 Fields

Field	Function
15-11	Fractional Value 5
FRACVAL5	These bits act as a fractional addition to the value in the VAL5 register which controls the PWM_B turn off timing. It is also used to control the fractional addition to the turn on delay of PWM_A when MCTRL[IPOLx]=1 in complementary mode, CTRL2[INDEP]=0.
	NOTE: The FRACVAL5 register is buffered. The value written does not take effect until MCTRL[LDOK] is set and the next PWM load cycle begins or CTRL[LDMOD] is set. FRACVAL5 cannot be written when MCTRL[LDOK] is set. Reading FRACVAL5 reads the value in a buffer and not necessarily the value the PWM generator is currently using.  NOTE: FRCTRL[FRAC45_EN] should be set to 0 when the values of VAL4 and VAL5 cause the high or low time of the PWM output to be 3 cycles or less.
10-0	RESERVED
_	


# 54.8.16 Value Register 5 (SM0VAL5 - SM3VAL5)

#### 54.8.16.1 Offset

For a = 0 to 3:

Register	Offset
SMaVAL5	1Eh + (a × 60h)

#### 54.8.16.2 Diagram



#### 54.8.16.3 Fields

Field	Function
15-0	Value Register 5
VAL5	The 16-bit signed value in this buffered, read/write register defines the count value to set PWM45 low. This register is not byte accessible.
	NOTE: The VAL5 register is buffered. The value written does not take effect until MCTRL[LDOK] is set and the next PWM load cycle begins or CTRL[LDMOD] is set. VAL5 cannot be written when MCTRL[LDOK] is set. Reading VAL5 reads the value in a buffer and not necessarily the value the PWM generator is currently using.

# 54.8.17 Fractional Control Register (SM0FRCTRL - SM3FRCTRL)


#### 54.8.17.1 Offset

For a = 0 to 3:

Register	Offset
SMaFRCTRL	$20h + (a \times 60h)$

#### i.MX RT1060 Processor Reference Manual, Rev. 1, 12/2018

# 54.8.17.2 Diagram



## 54.8.17.3 Fields

Field	Function
15	Test Status Bit
TEST	This is a read only test bit for factory use. This bit will reset to 0 but may be either 0 or 1 during PWM operation.
14-9	RESERVED
_	
8	Fractional Delay Circuit Power Up
FRAC_PU	This bit is used to power up the fractional delay analog block. The fractional delay block takes 25 us to power up after the first FRAC_PU bit in any submodule is set. The fractional delay block only powers down when the FRAC_PU bits in all submodules are 0. The fractional delay logic can only be used when the IPBus clock is running at 100 MHz. When turned off, fractional placement is disabled.
	After setting this bit and waiting the 25usec, load the PWM VAL* registers with values to create a PWM output with greater than 0% duty cycle and run for at least one PWM period. This can be done without the outputs enabled and is used to clear the state of the analog block that produces the fractional delays.
	0b - Turn off fractional delay logic. 1b - Power up fractional delay logic.
7-5	RESERVED
_	
4	Fractional Cycle Placement Enable for PWM_B
FRAC45_EN	This bit is used to enable the fractional cycle edge placement of PWM_B using the FRACVAL4 and FRACVAL5 registers. When disabled, the fractional cycle edge placement of PWM_B is bypassed.
	NOTE: The FRAC45_EN bit is buffered. The value written does not take effect until MCTRL[LDOK] is set and the next PWM load cycle begins or CTRL[LDMOD] is set. FRAC45_EN cannot be written when MCTRL[LDOK] is set. Reading FRAC45_EN reads the value in a buffer and not necessarily the value the PWM generator is currently using.  0b - Disable fractional cycle placement for PWM_B.  1b - Enable fractional cycle placement for PWM_B.
3	RESERVED
_	
2	Fractional Cycle Placement Enable for PWM_A

Table continues on the next page...

i.MX RT1060 Processor Reference Manual, Rev. 1, 12/2018

Field	Function
FRAC23_EN	This bit is used to enable the fractional cycle edge placement of PWM_A using the FRACVAL2 and FRACVAL3 registers. When disabled, the fractional cycle edge placement of PWM_A is bypassed.
	NOTE: The FRAC23_EN bit is buffered. The value written does not take effect until MCTRL[LDOK] is set and the next PWM load cycle begins or CTRL[LDMOD] is set. FRAC23_EN cannot be written when MCTRL[LDOK] is set. Reading FRAC23_EN reads the value in a buffer and not necessarily the value the PWM generator is currently using.  0b - Disable fractional cycle placement for PWM_A.  1b - Enable fractional cycle placement for PWM_A.
1	Fractional Cycle PWM Period Enable
FRAC1_EN	This bit is used to enable the fractional cycle length of the PWM period using the FRACVAL1 register. When disabled, the fractional cycle length of the PWM period is bypassed.
	NOTE: The FRAC1_EN bit is buffered. The value written does not take effect until MCTRL[LDOK] is set and the next PWM load cycle begins or CTRL[LDMOD] is set. FRAC1_EN cannot be written when MCTRL[LDOK] is set. Reading FRAC1_EN reads the value in a buffer and not necessarily the value the PWM generator is currently using.  Ob - Disable fractional cycle length for the PWM period.  1b - Enable fractional cycle length for the PWM period.
0	RESERVED
_	


# 54.8.18 Output Control Register (SM0OCTRL - SM3OCTRL)

### 54.8.18.1 Offset

For a = 0 to 3:

Register	Offset
SMaOCTRL	$22h + (a \times 60h)$

# 54.8.18.2 Diagram



i.MX RT1060 Processor Reference Manual, Rev. 1, 12/2018

# 54.8.18.3 Fields

Field	Function
15	PWM_A Input
PWMA_IN	This read only bit shows the logic value currently being driven into the PWM_A input. The bit's reset state is undefined.
14	PWM_B Input
PWMB_IN	This read only bit shows the logic value currently being driven into the PWM_B input. The bit's reset state is undefined.
13	PWM_X Input
PWMX_IN	This read only bit shows the logic value currently being driven into the PWM_X input. The bit's reset state is undefined.
12-11	RESERVED
_	
10	PWM_A Output Polarity
POLA	This bit inverts the PWM_A output polarity.
	0b - PWM_A output not inverted. A high level on the PWM_A pin represents the "on" or "active"
	state.  1b - PWM_A output inverted. A low level on the PWM_A pin represents the "on" or "active" state.
9	PWM_B Output Polarity
POLB	This bit inverts the PWM_B output polarity.
	0b - PWM_B output not inverted. A high level on the PWM_B pin represents the "on" or "active"
	state.
	1b - PWM_B output inverted. A low level on the PWM_B pin represents the "on" or "active" state.
8 POLX	PWM_X Output Polarity  This hit invests the DWM X output polarity
POLX	This bit inverts the PWM_X output polarity.
	0b - PWM_X output not inverted. A high level on the PWM_X pin represents the "on" or "active" state.
	1b - PWM_X output inverted. A low level on the PWM_X pin represents the "on" or "active" state.
7-6	RESERVED
<u> </u>	
5-4	PWM_A Fault State
PWMAFS	These bits determine the fault state for the PWM_A output during fault conditions and STOP mode. It may also define the output state during WAIT and DEBUG modes depending on the settings of CTRL2[WAITEN] and CTRL2[DBGEN].
	<ul> <li>00b - Output is forced to logic 0 state prior to consideration of output polarity control.</li> <li>01b - Output is forced to logic 1 state prior to consideration of output polarity control.</li> <li>10b - Output is tristated.</li> <li>11b - Output is tristated.</li> </ul>
3-2	PWM_B Fault State
PWMBFS	These bits determine the fault state for the PWM_B output during fault conditions and STOP mode. It may also define the output state during WAIT and DEBUG modes depending on the settings of CTRL2[WAITEN] and CTRL2[DBGEN].
	00b - Output is forced to logic 0 state prior to consideration of output polarity control. 01b - Output is forced to logic 1 state prior to consideration of output polarity control.

Table continues on the next page...

i.MX RT1060 Processor Reference Manual, Rev. 1, 12/2018

#### Chapter 54 Enhanced Flex Pulse Width Modulator (eFlexPWM)

Field	Function
	10b - Output is tristated.
	11b - Output is tristated.
1-0	PWM_X Fault State
PWMXFS	These bits determine the fault state for the PWM_X output during fault conditions and STOP mode. It may also define the output state during WAIT and DEBUG modes depending on the settings of CTRL2[WAITEN] and CTRL2[DBGEN].
	00b - Output is forced to logic 0 state prior to consideration of output polarity control. 01b - Output is forced to logic 1 state prior to consideration of output polarity control. 10b - Output is tristated.
	11b - Output is tristated.


# 54.8.19 Status Register (SM0STS - SM3STS)

#### 54.8.19.1 Offset

For a = 0 to 3:

Register	Offset
SMaSTS	$24h + (a \times 60h)$

# 54.8.19.2 **Diagram**



#### 54.8.19.3 Fields

Field	Function
15	RESERVED
_	
14	Registers Updated Flag

Table continues on the next page...

#### i.MX RT1060 Processor Reference Manual, Rev. 1, 12/2018

#### PWM register descriptions

Field	Function
RUF	This read-only flag is set when one of the INIT, VALx,FRACVALx, or CTRL[PRSC] registers has been written, which indicates potentially non-coherent data in the set of double buffered registers. Clear this bit by a proper reload sequence consisting of a reload signal while MCTRL[LDOK] = 1. Reset clears this bit.
	0b - No register update has occurred since last reload. 1b - At least one of the double buffered registers has been updated since the last reload.
13	Reload Error Flag
REF	This read/write flag is set when a reload cycle occurs while MCTRL[LDOK] is 0 and the double buffered registers are in a non-coherent state (STS[RUF] = 1). Clear this bit by writing a logic one to this location. Reset clears this bit.
	0b - No reload error occurred. 1b - Reload signal occurred with non-coherent data and MCTRL[LDOK] = 0.
12	Reload Flag
RF	This read/write flag is set at the beginning of every reload cycle regardless of the state of MCTRL[LDOK] Clear this bit by writing a logic one to this location when DMAEN[VALDE] is clear (non-DMA mode). This flag can also be cleared by the DMA done signal when DMAEN[VALDE] is set (DMA mode). Reset clears this bit.
	0b - No new reload cycle since last STS[RF] clearing 1b - New reload cycle since last STS[RF] clearing
11	Capture Flag A1
CFA1	This bit is set when a capture event occurs on the Capture A1 circuit. This bit is cleared by writing a one to this bit position if DMAEN[CA1DE] is clear (non-DMA mode) or by the DMA done signal if DMAEN[CA1DE] is set (DMA mode). Reset clears this bit.
10	Capture Flag A0
CFA0	This bit is set when a capture event occurs on the Capture A0 circuit. This bit is cleared by writing a one to this bit position if DMAEN[CA0DE] is clear (non-DMA mode) or by the DMA done signal if DMAEN[CA0DE] is set (DMA mode). Reset clears this bit.
9	Capture Flag B1
CFB1	This bit is set when a capture event occurs on the Capture B1 circuit. This bit is cleared by writing a one to this bit position if DMAEN[CB1DE] is clear (non-DMA mode) or by the DMA done signal if DMAEN[CB1DE] is set (DMA mode). Reset clears this bit.
8	Capture Flag B0
CFB0	This bit is set when a capture event occurs on the Capture B0 circuit. This bit is cleared by writing a one to this bit position if DMAEN[CB0DE] is clear (non-DMA mode) or by the DMA done signal if DMAEN[CB0DE] is set (DMA mode). Reset clears this bit.
7	Capture Flag X1
CFX1	This bit is set when a capture event occurs on the Capture X1 circuit. This bit is cleared by writing a one to this bit position if DMAEN[CX1DE] is clear (non-DMA mode) or by the DMA done signal if DMAEN[CX1DE] is set (DMA mode). Reset clears this bit.
6	Capture Flag X0
CFX0	This bit is set when a capture event occurs on the Capture X0 circuit. This bit is cleared by writing a one to this bit position if DMAEN[CX0DE] is clear (non-DMA mode) or by the DMA done signal if DMAEN[CX0DE] is set (DMA mode). Reset clears this bit.
5-0	Compare Flags
CMPF	These bits are set when the submodule counter value matches the value of one of the VALx registers. Clear these bits by writing a 1 to a bit position.
	000000b - No compare event has occurred for a particular VALx value. 000001b - A compare event has occurred for a particular VALx value.

i.MX RT1060 Processor Reference Manual, Rev. 1, 12/2018


# 54.8.20 Interrupt Enable Register (SM0INTEN - SM3INTEN)

#### 54.8.20.1 Offset

For a = 0 to 3:

Register	Offset
SMaINTEN	26h + (a × 60h)

## 54.8.20.2 Diagram



#### 54.8.20.3 Fields

Field	Function
15-14	RESERVED
_	
13	Reload Error Interrupt Enable
REIE	This read/write bit enables the reload error flag, STS[REF], to generate CPU interrupt requests. Reset clears this bit.
	0b - STS[REF] CPU interrupt requests disabled 1b - STS[REF] CPU interrupt requests enabled
12	Reload Interrupt Enable
RIE	This read/write bit enables the reload flag, STS[RF], to generate CPU interrupt requests. Reset clears this bit.
	0b - STS[RF] CPU interrupt requests disabled 1b - STS[RF] CPU interrupt requests enabled
11	Capture A 1 Interrupt Enable
CA1IE	This bit allows the STS[CFA1] flag to create an interrupt request to the CPU. Do not set both this bit and DMAEN[CA1DE].
	0b - Interrupt request disabled for STS[CFA1]. 1b - Interrupt request enabled for STS[CFA1].

Table continues on the next page...

#### i.MX RT1060 Processor Reference Manual, Rev. 1, 12/2018

Field	Function
10	Capture A 0 Interrupt Enable
CA0IE	This bit allows the STS[CFA0] flag to create an interrupt request to the CPU. Do not set both this bit and DMAEN[CA0DE].
	0b - Interrupt request disabled for STS[CFA0]. 1b - Interrupt request enabled for STS[CFA0].
9	Capture B 1 Interrupt Enable
CB1IE	This bit allows the STS[CFB1] flag to create an interrupt request to the CPU. Do not set both this bit and DMAEN[CB1DE].
	0b - Interrupt request disabled for STS[CFB1]. 1b - Interrupt request enabled for STS[CFB1].
8	Capture B 0 Interrupt Enable
CB0IE	This bit allows the STS[CFB0] flag to create an interrupt request to the CPU. Do not set both this bit and DMAEN[CB0DE].
	0b - Interrupt request disabled for STS[CFB0]. 1b - Interrupt request enabled for STS[CFB0].
7	Capture X 1 Interrupt Enable
CX1IE	This bit allows the STS[CFX1] flag to create an interrupt request to the CPU. Do not set both this bit and DMAEN[CX1DE].
	0b - Interrupt request disabled for STS[CFX1]. 1b - Interrupt request enabled for STS[CFX1].
6	Capture X 0 Interrupt Enable
CX0IE	This bit allows the STS[CFX0] flag to create an interrupt request to the CPU. Do not set both this bit and DMAEN[CX0DE].
	0b - Interrupt request disabled for STS[CFX0]. 1b - Interrupt request enabled for STS[CFX0].
5-0	Compare Interrupt Enables
CMPIE	These bits enable the STS[CMPF] flags to cause a compare interrupt request to the CPU.
	000000b - The corresponding STS[CMPF] bit will not cause an interrupt request. 000001b - The corresponding STS[CMPF] bit will cause an interrupt request.


# 54.8.21 DMA Enable Register (SM0DMAEN - SM3DMAEN)

## 54.8.21.1 Offset

For a = 0 to 3:

Register	Offset
SMaDMAEN	$28h + (a \times 60h)$

# 54.8.21.2 Diagram



## 54.8.21.3 Fields

Field	Function
15-10	RESERVED
_	
9	Value Registers DMA Enable
VALDE	This read/write bit enables DMA write requests for the VALx and FRACVALx registers when STS[RF] is set. Reset clears this bit.  0b - DMA write requests disabled  1b - DMA write requests for the VALx and FRACVALx registers enabled
8	FIFO Watermark AND Control
FAND	This read/write bit works in conjunction with the DMAEN[CAPTDE] field when it is set to watermark mode (DMAEN[CAPTDE] = 01). While DMAEN[CAXDE], DMAEN[CBXDE], and DMAEN[CXXDE] determine which FIFO watermarks the DMA read request is sensitive to, this bit determines if the selected watermarks are AND'ed together or OR'ed together in order to create the request.  0b - Selected FIFO watermarks are OR'ed together.  1b - Selected FIFO watermarks are AND'ed together.
7-6	Capture DMA Enable Source Select
CAPTDE	These read/write bits select the source of enabling the DMA read requests for the capture FIFOs. Reset clears these bits.  00b - Read DMA requests disabled.  01b - Exceeding a FIFO watermark sets the DMA read request. This requires at least one of DMAEN[CA1DE], DMAEN[CA0DE], DMAEN[CB1DE], DMAEN[CB0DE], DMAEN[CX1DE], or DMAEN[CX0DE] to also be set in order to determine to which watermark(s) the DMA request is sensitive.  10b - A local sync (VAL1 matches counter) sets the read DMA request.  11b - A local reload (STS[RF] being set) sets the read DMA request.
5	Capture A1 FIFO DMA Enable
CA1DE	This read/write bit enables DMA read requests for the Capture A1 FIFO data when STS[CFA1] is set. Reset clears this bit. Do not set both this bit and INTEN[CA1IE].
4	Capture A0 FIFO DMA Enable
CA0DE	This read/write bit enables DMA read requests for the Capture A0 FIFO data when STS[CFA0] is set. Reset clears this bit. Do not set both this bit and INTEN[CA0IE].
3	Capture B1 FIFO DMA Enable
CB1DE	This read/write bit enables DMA read requests for the Capture B1 FIFO data when STS[CFB1] is set. Reset clears this bit. Do not set both this bit and INTEN[CB1IE].

Table continues on the next page...

3231

i.MX RT1060 Processor Reference Manual, Rev. 1, 12/2018

Field	Function
2	Capture B0 FIFO DMA Enable
CB0DE	This read/write bit enables DMA read requests for the Capture B0 FIFO data when STS[CFB0] is set. Reset clears this bit. Do not set both this bit and INTEN[CB0IE].
1	Capture X1 FIFO DMA Enable
CX1DE	This read/write bit enables DMA read requests for the Capture X1 FIFO data when STS[CFX1] is set. Reset clears this bit. Do not set both this bit and INTEN[CX1IE].
0	Capture X0 FIFO DMA Enable
CX0DE	This read/write bit enables DMA read requests for the Capture X0 FIFO data when STS[CFX0] is set. Reset clears this bit. Do not set both this bit and INTEN[CX0IE].


# 54.8.22 Output Trigger Control Register (SM0TCTRL - SM3T CTRL)

### 54.8.22.1 Offset

For a = 0 to 3:

Register	Offset
SMaTCTRL	2Ah + (a × 60h)

## 54.8.22.2 Diagram



#### 54.8.22.3 Fields

Field	Function
15	Output Trigger 0 Source Select

Table continues on the next page...

#### i.MX RT1060 Processor Reference Manual, Rev. 1, 12/2018

Field	Function
PWAOT0	This bit selects which signal to bring out on the PWM's PWM_OUT_TRIGO port. The output trigger port is often connected to routing logic on the chip. This control bit allows the PWMA output signal to be driven onto the output trigger port so it can be sent to the chip routing logic.
	0b - Route the PWM_OUT_TRIG0 signal to PWM_OUT_TRIG0 port. 1b - Route the PWMA output to the PWM_OUT_TRIG0 port.
14	Output Trigger 1 Source Select
PWBOT1	This bit selects which signal to bring out on the PWM's PWM_OUT_TRIG1 port. The output trigger port is often connected to routing logic on the chip. This control bit allows the PWMB output signal to be driven onto the output trigger port so it can be sent to the chip routing logic.
	0b - Route the PWM_OUT_TRIG1 signal to PWM_OUT_TRIG1 port. 1b - Route the PWMB output to the PWM_OUT_TRIG1 port.
13	RESERVED
_	
12	Trigger frequency
TRGFRQ	This read/write bit allows control over the frequency of the trigger outputs when using non-zero values of CTRL[LDFQ].
	0b - Trigger outputs are generated during every PWM period even if the PWM is not reloaded every period due to CTRL[LDFQ] being non-zero.  1b - Trigger outputs are generated only during the final PWM period prior to a reload opportunity when the PWM is not reloaded every period due to CTRL[LDFQ] being non-zero.
11-6	RESERVED
_	
5-0	Output Trigger Enables
OUT_TRIG_EN	These bits enable the generation of PWM_OUT_TRIG0 and PWM_OUT_TRIG1 outputs based on the counter value matching the value in one or more of the VAL0-5 registers. VAL0, VAL2, and VAL4 are used to generate PWM_OUT_TRIG0, and VAL1, VAL3, and VAL5 are used to generate PWM_OUT_TRIG1. The PWM_OUT_TRIGx signals are only asserted as long as the counter value matches the VALx value; therefore, up to six triggers can be generated (three each on PWM_OUT_TRIG0 and PWM_OUT_TRIG1) per PWM cycle per submodule.
	NOTE: Due to delays in creating the PWM outputs, the output trigger signals will lead the PWM output edges by 2-3 clock cycles depending on the fractional cycle value being used.  000000b - PWM_OUT_TRIGx will not set when the counter value matches the VALx value.  000001b - PWM_OUT_TRIGx will set when the counter value matches the VALx value.

# 54.8.23 Fault Disable Mapping Register 0 (SM0DISMAP0 - SM3D ISMAP0)

### 54.8.23.1 Offset

For a = 0 to 3:


Register	Offset
SMaDISMAP0	2Ch + (a × 60h)

#### i.MX RT1060 Processor Reference Manual, Rev. 1, 12/2018

#### 54.8.23.2 Function

This register determines which PWM pins are disabled by the fault protection inputs. Reset sets all of the bits in the fault disable mapping register.

### 54.8.23.3 Diagram



#### 54.8.23.4 Fields

Field	Function
15-12	RESERVED
_	
11-8	PWM_X Fault Disable Mask 0
DISOX	Each of the four bits of this read/write field is one-to-one associated with the four FAULTx inputs of fault channel 0. The PWM_X output is turned off if there is a logic 1 on a FAULTx input and a 1 in the corresponding bit of this field. A reset sets all bits in this field.
7-4	PWM_B Fault Disable Mask 0
DIS0B	Each of the four bits of this read/write field is one-to-one associated with the four FAULTx inputs of fault channel 0. The PWM_B output is turned off if there is a logic 1 on a FAULTx input and a 1 in the corresponding bit of this field. A reset sets all bits in this field.
3-0	PWM_A Fault Disable Mask 0
DIS0A	Each of the four bits of this read/write field is one-to-one associated with the four FAULTx inputs of fault channel 0. The PWM_A output is turned off if there is a logic 1 on a FAULTx input and a 1 in the corresponding bit of this field. A reset sets all bits in this field.

# 54.8.24 Fault Disable Mapping Register 1 (SM0DISMAP1 - SM3D ISMAP1)

#### 54.8.24.1 Offset

For a = 0 to 3:

Register	Offset
SMaDISMAP1	2Eh + (a × 60h)

#### 54.8.24.2 Function

This register determines which PWM pins are disabled by the fault protection inputs. Reset sets all of the bits in the fault disable mapping register.

## 54.8.24.3 Diagram



#### 54.8.24.4 Fields

Field	Function
15-12	RESERVED
_	
11-8	PWM_X Fault Disable Mask 1
DIS1X	Each of the four bits of this read/write field is one-to-one associated with the four FAULTx inputs of fault channel 1. The PWM_X output is turned off if there is a logic 1 on a FAULTx input and a 1 in the corresponding bit of this field. A reset sets all bits in this field.
7-4	PWM_B Fault Disable Mask 1
DIS1B	Each of the four bits of this read/write field is one-to-one associated with the four FAULTx inputs of fault channel 1. The PWM_B output is turned off if there is a logic 1 on a FAULTx input and a 1 in the corresponding bit of this field. A reset sets all bits in this field.
3-0	PWM_A Fault Disable Mask 1
DIS1A	Each of the four bits of this read/write field is one-to-one associated with the four FAULTx inputs of fault channel 1. The PWM_A output is turned off if there is a logic 1 on a FAULTx input and a 1 in the corresponding bit of this field. A reset sets all bits in this field.

NXP Semiconductors

3235

## 54.8.25 Deadtime Count Register 0 (SM0DTCNT0 - SM3DTCNT0)

#### 54.8.25.1 Offset

For a = 0 to 3:

Register	Offset
SMaDTCNT0	$30h + (a \times 60h)$

#### 54.8.25.2 Function

Deadtime operation applies only to complementary channel operation. The values written to the DTCNTx registers are in terms of IPBus clock cycles regardless of the setting of CTRL[PRSC] and/or CTRL2[CLK\_SEL]. Reset sets the deadtime count registers to a default value of 0x07FF, selecting a deadtime of 2047 IPBus clock cycles. The DTCNTx registers are not byte accessible.

### 54.8.25.3 Diagram



#### 54.8.25.4 Fields

Field	Function
15-0	DTCNT0
	The DTCNT0 field is interpreted differently depending on whether or not the fractional delays are being used (FRCNTRL[FRAC23_EN] is set). If the fractional delays are off, then the upper 5 bits of DTCNT0 are ignored and the remaining 11 bits are used to specify the number of cycles of deadtime. In this case the maximum value is 0x07FF which indicates 2047 cycles of deadtime. If the fractional delays are being used, then the upper 11 bits of DTCNT0 represent the number of whole cycles of deadtime and the lower 5 bits of each register represent the fractional cycle added to the whole number. In this case the maximum value is 0xFFFF which represents 2047 31/32 cycles of deadtime.

Field	Function
	The DTCNT0 field is used to control the deadtime during 0 to 1 transitions of the PWM_A output (assuming normal polarity).

## 54.8.26 Deadtime Count Register 1 (SM0DTCNT1 - SM3DTCNT1)

#### 54.8.26.1 Offset

For a = 0 to 3:

Register	Offset
SMaDTCNT1	$32h + (a \times 60h)$

#### 54.8.26.2 Function

Deadtime operation applies only to complementary channel operation. The values written to the DTCNTx registers are in terms of IPBus clock cycles regardless of the setting of CTRL[PRSC] and/or CTRL2[CLK\_SEL]. Reset sets the deadtime count registers to a default value of 0x07FF, selecting a deadtime of 2047 IPBus clock cycles. The DTCNTx registers are not byte accessible.

### 54.8.26.3 Diagram



#### 54.8.26.4 Fields

Field	Function
15-0	DTCNT1
DTCNT1	

Field	Function
	The DTCNT1 field is interpreted differently depending on whether or not the fractional delays are being used (FRCNTRL[FRAC45_EN] is set). If the fractional delays are off, then the upper 5 bits of DTCNT1 are ignored and the remaining 11 bits are used to specify the number of cycles of deadtime. In this case the maximum value is 0x07FF which indicates 2047 cycles of deadtime. If the fractional delays are being used, then the upper 11 bits of DTCNT1 represent the number of whole cycles of deadtime and the lower 5 bits of each register represent the fractional cycle added to the whole number. In this case the maximum value is 0xFFFF which represents 2047 31/32 cycles of deadtime.
	The DTCNT1 field is used to control the deadtime during 0 to 1 transitions of the PWM_B output (assuming normal polarity).


# 54.8.27 Capture Control A Register (SM0CAPTCTRLA - SM3C APTCTRLA)

#### 54.8.27.1 Offset

For a = 0 to 3:

Register	Offset
SMaCAPTCTRLA	$34h + (a \times 60h)$

## 54.8.27.2 Diagram



### 54.8.27.3 Fields

Field	Function
15-13	Capture A1 FIFO Word Count
CA1CNT	This field reflects the number of words in the Capture A1 FIFO.

Table continues on the next page...

i.MX RT1060 Processor Reference Manual, Rev. 1, 12/2018

Field	Function
12-10	Capture A0 FIFO Word Count
CA0CNT	This field reflects the number of words in the Capture A0 FIFO.
9-8	Capture A FIFOs Water Mark
CFAWM	This field represents the water mark level for capture A FIFOs. The capture flags, STS[CFA1] and STS[CFA0], are not set until the word count of the corresponding FIFO is greater than this water mark level.
7	Edge Counter A Enable
EDGCNTA_EN	This bit enables the edge counter which counts rising and falling edges on the PWM_A input signal.
	0b - Edge counter disabled and held in reset 1b - Edge counter enabled
6	Input Select A
INP_SELA	This bit selects between the raw PWM_A input signal and the output of the edge counter/compare circuitry as the source for the input capture circuit.
	Ob - Raw PWM_A input signal selected as source.  1b - Output of edge counter/compare selected as source. Note that when this bitfield is set to 1, the internal edge counter is enabled and the rising and/or falling edges specified by the CAPTCTRLA[EDGA0] and CAPTCTRLA[EDGA1] fields are ignored. The software must still place a value other than 00 in either or both of the CAPTCTLRA[EDGA0] and/or CAPTCTRLA[EDGA1] fields in order to enable one or both of the capture registers.
5-4	Edge A 1
EDGA1	These bits control the input capture 1 circuitry by determining which input edges cause a capture event.
	00b - Disabled 01b - Capture falling edges 10b - Capture rising edges 11b - Capture any edge
3-2	Edge A 0
EDGA0	These bits control the input capture 0 circuitry by determining which input edges cause a capture event.  00b - Disabled 01b - Capture falling edges 10b - Capture rising edges 11b - Capture any edge
1	One Shot Mode A
ONESHOTA	This bit selects between free running and one shot mode for the input capture circuitry.
	Ob - Free running mode is selected. If both capture circuits are enabled, then capture circuit 0 is armed first after CAPTCTRLA[ARMA] is set. Once a capture occurs, capture circuit 0 is disarmed and capture circuit 1 is armed. After capture circuit 1 performs a capture, it is disarmed and capture circuit 0 is re-armed. The process continues indefinitely. If only one of the capture circuits is enabled, then captures continue indefinitely on the enabled capture circuit.  1b - One shot mode is selected. If both capture circuits are enabled, then capture circuit 0 is armed first after CAPTCTRLA[ARMA] is set. Once a capture occurs, capture circuit 0 is disarmed and capture circuit 1 is armed. After capture circuit 1 performs a capture, it is disarmed and CAPTCTRLA[ARMA] is cleared. No further captures will be performed until CAPTCTRLA[ARMA] is set again. If only one of the capture circuits is enabled, then a single capture will occur on the enabled capture circuit and CAPTCTRLA[ARMA] is then cleared.
0	Arm A
ARMA	Setting this bit high starts the input capture process. This bit can be cleared at any time to disable input capture operation. This bit is self-cleared when in one shot mode and one or more of the enabled capture circuits has had a capture event.

i.MX RT1060 Processor Reference Manual, Rev. 1, 12/2018

Field	Function
	0b - Input capture operation is disabled.
	1b - Input capture operation as specified by CAPTCTRLA[EDGAx] is enabled.

# 54.8.28 Capture Compare A Register (SM0CAPTCOMPA - SM3C APTCOMPA)

#### 54.8.28.1 Offset

For a = 0 to 3:

Register	Offset
SMaCAPTCOMPA	$36h + (a \times 60h)$

## 54.8.28.2 Diagram

Bits	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R				EDG	CNTA							EDGO				
W												EDGC	JIVIPA			
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

## 54.8.28.3 Fields

Field	Function
15-8	Edge Counter A
EDGCNTA	This read-only field contains the edge counter value for the PWM_A input capture circuitry.
7-0	Edge Compare A
EDGCMPA	This read/write field is the compare value associated with the edge counter for the PWM_A input capture circuitry.

i.MX RT1060 Processor Reference Manual, Rev. 1, 12/2018 3240 **NXP Semiconductors** 


# 54.8.29 Capture Control B Register (SM0CAPTCTRLB - SM3C APTCTRLB)

#### 54.8.29.1 Offset

For a = 0 to 3:

Register	Offset
SMaCAPTCTRLB	$38h + (a \times 60h)$

## 54.8.29.2 Diagram



#### 54.8.29.3 Fields

Field	Function
15-13	Capture B1 FIFO Word Count
CB1CNT	This field reflects the number of words in the Capture B1 FIFO.
12-10	Capture B0 FIFO Word Count
CB0CNT	This field reflects the number of words in the Capture B0 FIFO.
9-8	Capture B FIFOs Water Mark
CFBWM	This field represents the water mark level for capture B FIFOs. The capture flags, STS[CFB1] and STS[CFB0], won't be set until the word count of the corresponding FIFO is greater than this water mark level.
7	Edge Counter B Enable
EDGCNTB_EN	This bit enables the edge counter which counts rising and falling edges on the PWM_B input signal.
	0b - Edge counter disabled and held in reset 1b - Edge counter enabled
6	Input Select B
INP_SELB	This bit selects between the raw PWM_B input signal and the output of the edge counter/compare circuitry as the source for the input capture circuit.

Table continues on the next page...

i.MX RT1060 Processor Reference Manual, Rev. 1, 12/2018

Field	Function
	0b - Raw PWM_B input signal selected as source.  1b - Output of edge counter/compare selected as source. Note that when this bitfield is set to 1, the internal edge counter is enabled and the rising and/or falling edges specified by the CAPTCTRLB[EDGB0] and CAPTCTRLB[EDGB1] fields are ignored. The software must still place a value other than 00 in either or both of the CAPTCTLRB[EDGB0] and/or CAPTCTRLB[EDGB1] fields in order to enable one or both of the capture registers.
5-4	Edge B 1
EDGB1	These bits control the input capture 1 circuitry by determining which input edges cause a capture event.  00b - Disabled 01b - Capture falling edges 10b - Capture rising edges 11b - Capture any edge
3-2	Edge B 0
EDGB0	These bits control the input capture 0 circuitry by determining which input edges cause a capture event.  00b - Disabled 01b - Capture falling edges 10b - Capture rising edges 11b - Capture any edge
1	One Shot Mode B
ONESHOTB	This bit selects between free running and one shot mode for the input capture circuitry.
	Ob - Free running mode is selected. If both capture circuits are enabled, then capture circuit 0 is armed first after CAPTCTRLB[ARMB] is set. Once a capture occurs, capture circuit 0 is disarmed and capture circuit 1 is armed. After capture circuit 1 performs a capture, it is disarmed and capture circuit 0 is re-armed. The process continues indefinitely. If only one of the capture circuits is enabled, then captures continue indefinitely on the enabled capture circuit.  1b - One shot mode is selected. If both capture circuits are enabled, then capture circuit 0 is armed first after CAPTCTRLB[ARMB] is set. Once a capture occurs, capture circuit 0 is disarmed and capture circuit 1 is armed. After capture circuit 1 performs a capture, it is disarmed and CAPTCTRLB[ARMB] is cleared. No further captures will be performed until CAPTCTRLB[ARMB] is set again. If only one of the capture circuits is enabled, then a single capture will occur on the enabled capture circuit and CAPTCTRLB[ARMB] is then cleared.
0	Arm B
ARMB	Setting this bit high starts the input capture process. This bit can be cleared at any time to disable input capture operation. This bit is self-cleared when in one shot mode and one or more of the enabled capture circuits has had a capture event.
	0b - Input capture operation is disabled. 1b - Input capture operation as specified by CAPTCTRLB[EDGBx] is enabled.

# 54.8.30 Capture Compare B Register (SM0CAPTCOMPB - SM3C APTCOMPB)

#### 54.8.30.1 Offset

For a = 0 to 3:

i.MX RT1060 Processor Reference Manual, Rev. 1, 12/2018

Register	Offset
SMaCAPTCOMPB	$3Ah + (a \times 60h)$

## 54.8.30.2 Diagram

Bits	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R			,	EDG	CNTB							EDG	СМРВ			
w												EDG	JIVIPD			
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

#### 54.8.30.3 Fields

Field	Function
15-8	Edge Counter B
EDGCNTB	This read-only field contains the edge counter value for the PWM_B input capture circuitry.
7-0	Edge Compare B
EDGCMPB	This read/write field is the compare value associated with the edge counter for the PWM_B input capture circuitry.


# 54.8.31 Capture Control X Register (SM0CAPTCTRLX - SM3C APTCTRLX)

#### 54.8.31.1 Offset

For a = 0 to 3:

Register	Offset
SMaCAPTCTRLX	3Ch + (a × 60h)

## 54.8.31.2 Diagram



#### 54.8.31.3 Fields

Field	Function
15-13	Capture X1 FIFO Word Count
CX1CNT	This field reflects the number of words in the Capture X1 FIFO.
12-10	Capture X0 FIFO Word Count
CX0CNT	This field reflects the number of words in the Capture X0 FIFO.
9-8	Capture X FIFOs Water Mark
CFXWM	This field represents the water mark level for capture X FIFOs. The capture flags, STS[CFX1] and STS[CFX0], won't be set until the word count of the corresponding FIFO is greater than this water mark level.
7	Edge Counter X Enable
EDGCNTX_EN	This bit enables the edge counter which counts rising and falling edges on the PWM_X input signal.
	0b - Edge counter disabled and held in reset 1b - Edge counter enabled
6	Input Select X
INP_SELX	This bit selects between the raw PWM_X input signal and the output of the edge counter/compare circuitry as the source for the input capture circuit.
	0b - Raw PWM_X input signal selected as source.  1b - Output of edge counter/compare selected as source. Note that when this bitfield is set to 1, the internal edge counter is enabled and the rising and/or falling edges specified by the CAPTCTRLX[EDGX0] and CAPTCTRLX[EDGX1] fields are ignored. The software must still place a value other than 00 in either or both of the CAPTCTLRX[EDGX0] and/or CAPTCTRLX[EDGX1] fields in order to enable one or both of the capture registers.
5-4	Edge X 1
EDGX1	These bits control the input capture 1 circuitry by determining which input edges cause a capture event.
	00b - Disabled 01b - Capture falling edges 10b - Capture rising edges 11b - Capture any edge
3-2	Edge X 0
EDGX0	These bits control the input capture 0 circuitry by determining which input edges cause a capture event.
	00b - Disabled

Table continues on the next page...

i.MX RT1060 Processor Reference Manual, Rev. 1, 12/2018

Field	Function
	01b - Capture falling edges 10b - Capture rising edges 11b - Capture any edge
1	One Shot Mode Aux
ONESHOTX	This bit selects between free running and one shot mode for the input capture circuitry.
	Ob - Free running mode is selected. If both capture circuits are enabled, then capture circuit 0 is armed first after the ARMX bit is set. Once a capture occurs, capture circuit 0 is disarmed and capture circuit 1 is armed. After capture circuit 1 performs a capture, it is disarmed and capture circuit 0 is re-armed. The process continues indefinitely. If only one of the capture circuits is enabled, then captures continue indefinitely on the enabled capture circuit.  1b - One shot mode is selected. If both capture circuits are enabled, then capture circuit 0 is armed first after the ARMX bit is set. Once a capture occurs, capture circuit 0 is disarmed and capture circuit 1 is armed. After capture circuit 1 performs a capture, it is disarmed and the ARMX bit is cleared. No further captures will be performed until the ARMX bit is set again. If only one of the capture circuits is enabled, then a single capture will occur on the enabled capture circuit and the ARMX bit is then cleared.
0	Arm X
ARMX	Setting this bit high starts the input capture process. This bit can be cleared at any time to disable input capture operation. This bit is self-cleared when in one shot mode and one or more of the enabled capture circuits has had a capture event.
	0b - Input capture operation is disabled. 1b - Input capture operation as specified by CAPTCTRLX[EDGXx] is enabled.


# 54.8.32 Capture Compare X Register (SM0CAPTCOMPX - SM3C APTCOMPX)

#### 54.8.32.1 Offset

For a = 0 to 3:

Register	Offset
SMaCAPTCOMPX	3Eh + (a × 60h)

## 54.8.32.2 Diagram



i.MX RT1060 Processor Reference Manual, Rev. 1, 12/2018

#### 54.8.32.3 Fields

Field	Function
15-8	Edge Counter X
EDGCNTX	This read-only field contains the edge counter value for the PWM_X input capture circuitry.
7-0	Edge Compare X
EDGCMPX	This read/write field is the compare value associated with the edge counter for the PWM_X input capture circuitry.


## 54.8.33 Capture Value 0 Register (SM0CVAL0 - SM3CVAL0)

#### 54.8.33.1 Offset

For a = 0 to 3:

Register	Offset
SMaCVAL0	$40h + (a \times 60h)$

## 54.8.33.2 Diagram



#### 54.8.33.3 Fields

Field	Function
15-0	CAPTVAL0
	This read-only register stores the value captured from the submodule counter. Exactly when this capture occurs is defined by CAPTCTRLX[EDGX0]. Each capture will increase the value of CAPTCTRLX[CX0CNT] by 1 until the maximum value is reached. Each read of this register will decrease the value of CAPTCTRLX[CX0CNT] by 1 until 0 is reached. This register is not byte accessible.

3246 **NXP Semiconductors** 

i.MX RT1060 Processor Reference Manual, Rev. 1, 12/2018


# 54.8.34 Capture Value 0 Cycle Register (SM0CVAL0CYC - SM3C VAL0CYC)

#### 54.8.34.1 Offset

For a = 0 to 3:

Register	Offset
SMaCVAL0CYC	$42h + (a \times 60h)$

### 54.8.34.2 Diagram



#### 54.8.34.3 Fields

Field	Function
15-4	RESERVED
_	
3-0	CVALOCYC
CVAL0CYC	This read-only register stores the cycle number corresponding to the value captured in CVAL0. This register is incremented each time the counter is loaded with the INIT value at the end of a PWM modulo cycle.


## 54.8.35 Capture Value 1 Register (SM0CVAL1 - SM3CVAL1)

#### 54.8.35.1 Offset

For a = 0 to 3:

Register	Offset
SMaCVAL1	$44h + (a \times 60h)$

## 54.8.35.2 **Diagram**



#### 54.8.35.3 Fields

Field	Function
15-0	CAPTVAL1
	This read-only register stores the value captured from the submodule counter. Exactly when this capture occurs is defined by CAPTCTRLX[EDGX1]. Each capture increases the value of CAPTCTRLX[CX1CNT] by 1 until the maximum value is reached. Each read of this register decreases the value of CAPTCTRLX[CX1CNT] by 1 until 0 is reached. This register is not byte accessible.


# 54.8.36 Capture Value 1 Cycle Register (SM0CVAL1CYC - SM3C VAL1CYC)

## 54.8.36.1 Offset

For a = 0 to 3:

Register	Offset
SMaCVAL1CYC	46h + (a × 60h)

## 54.8.36.2 Diagram



#### 54.8.36.3 Fields

Field	Function
15-4	RESERVED
_	
3-0	CVAL1CYC
CVAL1CYC	This read-only register stores the cycle number corresponding to the value captured in CVAL1. This register is incremented each time the counter is loaded with the INIT value at the end of a PWM modulo cycle.


## 54.8.37 Capture Value 2 Register (SM0CVAL2 - SM3CVAL2)

#### 54.8.37.1 Offset

For a = 0 to 3:

Register	Offset
SMaCVAL2	$48h + (a \times 60h)$

## 54.8.37.2 **Diagram**



i.MX RT1060 Processor Reference Manual, Rev. 1, 12/2018

## 54.8.37.3 Fields

Field	Function
15-0	CAPTVAL2
	This read-only register stores the value captured from the submodule counter. Exactly when this capture occurs is defined by CAPTCTRLA[EDGA0]. Each capture increases the value of CAPTCTRLA[CA0CNT] by 1 until the maximum value is reached. Each read of this register decreases the value of CAPTCTRLA[CA0CNT] by 1 until 0 is reached. This register is not byte accessible.


# 54.8.38 Capture Value 2 Cycle Register (SM0CVAL2CYC - SM3C VAL2CYC)

### 54.8.38.1 Offset

For a = 0 to 3:

Register	Offset
SMaCVAL2CYC	$4Ah + (a \times 60h)$

## 54.8.38.2 Diagram



## 54.8.38.3 Fields

Field	Function
15-4	RESERVED
_	
3-0	CVAL2CYC
CVAL2CYC	This read-only register stores the cycle number corresponding to the value captured in CVAL2. This register is incremented each time the counter is loaded with the INIT value at the end of a PWM modulo cycle.

i.MX RT1060 Processor Reference Manual, Rev. 1, 12/2018


## 54.8.39 Capture Value 3 Register (SM0CVAL3 - SM3CVAL3)

#### 54.8.39.1 Offset

For a = 0 to 3:

Register	Offset
SMaCVAL3	4Ch + (a × 60h)

#### 54.8.39.2 Diagram



### 54.8.39.3 Fields

Field	Function
15-0	CAPTVAL3
	This read-only register stores the value captured from the submodule counter. Exactly when this capture occurs is defined by CAPTCTRLA[EDGA1]. Each capture increases the value of CAPTCTRLA[CA1CNT] by 1 until the maximum value is reached. Each read of this register decreases the value of CAPTCTRLA[CA1CNT] by 1 until 0 is reached. This register is not byte accessible.


# 54.8.40 Capture Value 3 Cycle Register (SM0CVAL3CYC - SM3C VAL3CYC)

#### 54.8.40.1 Offset

For a = 0 to 3:

Register	Offset
SMaCVAL3CYC	4Eh + (a × 60h)

## 54.8.40.2 **Diagram**



#### 54.8.40.3 Fields

Field	Function
15-4	RESERVED
_	
3-0	CVAL3CYC
CVAL3CYC	This read-only register stores the cycle number corresponding to the value captured in CVAL3. This register is incremented each time the counter is loaded with the INIT value at the end of a PWM modulo cycle.


# 54.8.41 Capture Value 4 Register (SM0CVAL4 - SM3CVAL4)

#### 54.8.41.1 Offset

For a = 0 to 3:

Register	Offset
SMaCVAL4	$50h + (a \times 60h)$

## 54.8.41.2 Diagram



#### 54.8.41.3 Fields

Field	Function
15-0	CAPTVAL4
	This read-only register stores the value captured from the submodule counter. Exactly when this capture occurs is defined by CAPTCTRLB[EDGB0]. Each capture increases the value of CAPTCTRLB[CB0CNT] by 1 until the maximum value is reached. Each read of this register decreases the value of CAPTCTRLB[CB0CNT] by 1 until 0 is reached. This register is not byte accessible.


# 54.8.42 Capture Value 4 Cycle Register (SM0CVAL4CYC - SM3C VAL4CYC)

#### 54.8.42.1 Offset

For a = 0 to 3:

Register	Offset
SMaCVAL4CYC	$52h + (a \times 60h)$

## 54.8.42.2 **Diagram**



i.MX RT1060 Processor Reference Manual, Rev. 1, 12/2018

#### 54.8.42.3 Fields

Field	Function
15-4	RESERVED
_	
3-0	CVAL4CYC
CVAL4CYC	This read-only register stores the cycle number corresponding to the value captured in CVAL4. This register is incremented each time the counter is loaded with the INIT value at the end of a PWM modulo cycle.


# 54.8.43 Capture Value 5 Register (SM0CVAL5 - SM3CVAL5)

#### 54.8.43.1 Offset

For a = 0 to 3:

Register	Offset
SMaCVAL5	$54h + (a \times 60h)$

## 54.8.43.2 Diagram



## 54.8.43.3 Fields

Field	Function
15-0	CAPTVAL5
CAPTVAL5	This read-only register stores the value captured from the submodule counter. Exactly when this capture occurs is defined by CAPTCTRLB[EDGB1]. Each capture increases the value of CAPTCTRLB[CB1CNT] by 1 until the maximum value is reached. Each read of this register decreases the value of CAPTCTRLB[CB1CNT] by 1 until 0 is reached. This register is not byte accessible.


# 54.8.44 Capture Value 5 Cycle Register (SM0CVAL5CYC - SM3C VAL5CYC)

#### 54.8.44.1 Offset

For a = 0 to 3:

Register	Offset
SMaCVAL5CYC	$56h + (a \times 60h)$

### 54.8.44.2 Diagram



#### 54.8.44.3 Fields

Field	Function
15-4	RESERVED
_	
3-0	CVAL5CYC
CVAL5CYC	This read-only register stores the cycle number corresponding to the value captured in CVAL5. This register is incremented each time the counter is loaded with the INIT value at the end of a PWM modulo cycle.

## 54.8.45 Output Enable Register (OUTEN)

#### 54.8.45.1 Offset

Register	Offset
OUTEN	180h

## 54.8.45.2 **Diagram**

Bits	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R		(	)			PWM	Λ EN			PWM	R EN			PWM	Y EN	
W						F VVIVI	4_EIV			L AAIAI	D_EIN			F VVIVI	∧_⊑IN	
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

#### 54.8.45.3 Fields

Field	Function
15-12	RESERVED
_	
11-8	PWM_A Output Enables
PWMA_EN	The four bits of this field enable the PWM_A outputs of submodules 3-0, respectively. These bits should be set to 0 (output disabled) when a PWM_A pin is being used for input capture.
	0000b - PWM_A output disabled. 0001b - PWM_A output enabled.
7-4	PWM_B Output Enables
PWMB_EN	The four bits of this field enable the PWM_B outputs of submodules 3-0, respectively. These bits should be set to 0 (output disabled) when a PWM_B pin is being used for input capture.
	0000b - PWM_B output disabled. 0001b - PWM_B output enabled.
3-0	PWM_X Output Enables
PWMX_EN	The four bits of this field enable the PWM_X outputs of submodules 3-0, respectively. These bits should be set to 0 (output disabled) when a PWM_X pin is being used for input capture or deadtime correction.
	0000b - PWM_X output disabled. 0001b - PWM_X output enabled.

# 54.8.46 Mask Register (MASK)

#### 54.8.46.1 Offset

Register	Offset
MASK	182h

#### 54.8.46.2 Function

MASK is double buffered and does not take effect until a FORCE\_OUT event occurs within the appropriate submodule. Reading MASK reads the buffered values and not necessarily the values currently in effect. This double buffering can be overridden by setting the UPDATE\_MASK bits.

## 54.8.46.3 Diagram

Bits	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R						MAS	ΣΙζ Λ			NAAG	SKB			MAS	SKV	
W	W UPDATE_MASK				IVIAC	DIVA			IVIA	SKD			IVIA			
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

#### 54.8.46.4 Fields

Field	Function
15-12	Update Mask Bits Immediately
UPDATE_MASK	The four bits mask the PWM_X outputs of submodules 3-0, respectively, The four bits of this field force the MASK* bits to be immediately updated within submodules 3-0, respectively, without waiting for a FORCE_OUT event. These self-clearing bits always read as zero. Software may write to any or all of these bits and may set these bits in the same write operation that updates the MASKA, MASKB, and MASKX fields of this register.  0000b - Normal operation. MASK* bits within the corresponding submodule are not updated until a FORCE_OUT event occurs within the submodule.  0001b - Immediate operation. MASK* bits within the corresponding submodule are updated on the following clock edge after setting this bit.
11-8	PWM_A Masks
MASKA	The four bits of this field mask the PWM_A outputs of submodules 3-0, respectively, forcing the output to logic 0 prior to consideration of the output polarity.
	0000b - PWM_A output normal. 0001b - PWM_A output masked.
7-4	PWM_B Masks

Table continues on the next page...

i.MX RT1060 Processor Reference Manual, Rev. 1, 12/2018

Field	Function
MASKB	The four bits of this field mask the PWM_B outputs of submodules 3-0, respectively, forcing the output to logic 0 prior to consideration of the output polarity.
	0000b - PWM_B output normal. 0001b - PWM_B output masked.
3-0	PWM_X Masks
MASKX	The four bits of this field mask the PWM_X outputs of submodules 3-0, respectively, forcing the output to logic 0 prior to consideration of the output polarity.
	0000b - PWM_X output normal. 0001b - PWM_X output masked.

## 54.8.47 Software Controlled Output Register (SWCOUT)


#### 54.8.47.1 Offset

Register	Offset
SWCOUT	184h

#### 54.8.47.2 Function

These bits are double buffered and do not take effect until a FORCE\_OUT event occurs within the appropriate submodule. Reading these bits reads the buffered value and not necessarily the value currently in effect.

## 54.8.47.3 Diagram



## 54.8.47.4 Fields

Field	Function
15-8	RESERVED
_	
7	Submodule 3 Software Controlled Output 23
SM3OUT23	This bit is only used when DTSRCSEL[SM3SEL23] is set to 0b10. It allows software control of which signal is supplied to the deadtime generator of that submodule.
	0b - A logic 0 is supplied to the deadtime generator of submodule 3 instead of PWM23. 1b - A logic 1 is supplied to the deadtime generator of submodule 3 instead of PWM23.
6	Submodule 3 Software Controlled Output 45
SM3OUT45	This bit is only used when DTSRCSEL[SM3SEL45] is set to b10. It allows software control of which signal is supplied to the deadtime generator of that submodule.
	0b - A logic 0 is supplied to the deadtime generator of submodule 3 instead of PWM45.  1b - A logic 1 is supplied to the deadtime generator of submodule 3 instead of PWM45.
5	Submodule 2 Software Controlled Output 23
SM2OUT23	This bit is only used when DTSRCSEL[SM2SEL23] is set to b10. It allows software control of which signal is supplied to the deadtime generator of that submodule.
	0b - A logic 0 is supplied to the deadtime generator of submodule 2 instead of PWM23.  1b - A logic 1 is supplied to the deadtime generator of submodule 2 instead of PWM23.
4	Submodule 2 Software Controlled Output 45
SM2OUT45	This bit is only used when DTSRCSEL[SM2SEL45] is set to b10. It allows software control of which signal is supplied to the deadtime generator of that submodule.
	0b - A logic 0 is supplied to the deadtime generator of submodule 2 instead of PWM45.  1b - A logic 1 is supplied to the deadtime generator of submodule 2 instead of PWM45.
3	Submodule 1 Software Controlled Output 23
SM1OUT23	This bit is only used when DTSRCSEL[SM1SEL23] is set to b10. It allows software control of which signal is supplied to the deadtime generator of that submodule.
	0b - A logic 0 is supplied to the deadtime generator of submodule 1 instead of PWM23.  1b - A logic 1 is supplied to the deadtime generator of submodule 1 instead of PWM23.
2	Submodule 1 Software Controlled Output 45
SM1OUT45	This bit is only used when DTSRCSEL[SM1SEL45] is set to b10. It allows software control of which signal is supplied to the deadtime generator of that submodule.
	0b - A logic 0 is supplied to the deadtime generator of submodule 1 instead of PWM45.  1b - A logic 1 is supplied to the deadtime generator of submodule 1 instead of PWM45.
1	Submodule 0 Software Controlled Output 23
SM0OUT23	This bit is only used when DTSRCSEL[SM0SEL23] is set to b10. It allows software control of which signal is supplied to the deadtime generator of that submodule.
	0b - A logic 0 is supplied to the deadtime generator of submodule 0 instead of PWM23.  1b - A logic 1 is supplied to the deadtime generator of submodule 0 instead of PWM23.
0	Submodule 0 Software Controlled Output 45
SM0OUT45	This bit is only used when DTSRCSEL[SM0SEL45] is set to b10. It allows software control of which signal is supplied to the deadtime generator of that submodule.
	0b - A logic 0 is supplied to the deadtime generator of submodule 0 instead of PWM45.  1b - A logic 1 is supplied to the deadtime generator of submodule 0 instead of PWM45.

i.MX RT1060 Processor Reference Manual, Rev. 1, 12/2018

## 54.8.48 PWM Source Select Register (DTSRCSEL)


#### 54.8.48.1 Offset

Register	Offset
DTSRCSEL	186h

#### 54.8.48.2 Function

The PWM source select bits are double buffered and do not take effect until a FORCE\_OUT event occurs within the appropriate submodule. Reading these bits reads the buffered value and not necessarily the value currently in effect.

### 54.8.48.3 Diagram



### 54.8.48.4 Fields

Field	Function
15-14	Submodule 3 PWM23 Control Select
SM3SEL23	This field selects possible over-rides to the generated SM3PWM23 signal that will be passed to the deadtime logic upon the occurrence of a FORCE_OUT event in that submodule.
	<ul> <li>00b - Generated SM3PWM23 signal is used by the deadtime logic.</li> <li>01b - Inverted generated SM3PWM23 signal is used by the deadtime logic.</li> <li>10b - SWCOUT[SM3OUT23] is used by the deadtime logic.</li> <li>11b - PWM3_EXTA signal is used by the deadtime logic.</li> </ul>
13-12	Submodule 3 PWM45 Control Select
SM3SEL45	This field selects possible over-rides to the generated SM3PWM45 signal that will be passed to the deadtime logic upon the occurrence of a FORCE_OUT event in that submodule.

Table continues on the next page...

3260 NXP Semiconductors

#### i.MX RT1060 Processor Reference Manual, Rev. 1, 12/2018

Field	Function									
	00b - Generated SM3PWM45 signal is used by the deadtime logic. 01b - Inverted generated SM3PWM45 signal is used by the deadtime logic. 10b - SWCOUT[SM3OUT45] is used by the deadtime logic. 11b - PWM3_EXTB signal is used by the deadtime logic.									
11-10	Submodule 2 PWM23 Control Select									
SM2SEL23	This field selects possible over-rides to the generated SM2PWM23 signal that will be passed to the deadtime logic upon the occurrence of a FORCE_OUT event in that submodule.									
	00b - Generated SM2PWM23 signal is used by the deadtime logic. 01b - Inverted generated SM2PWM23 signal is used by the deadtime logic. 10b - SWCOUT[SM2OUT23] is used by the deadtime logic. 11b - PWM2_EXTA signal is used by the deadtime logic.									
9-8	Submodule 2 PWM45 Control Select									
SM2SEL45	This field selects possible over-rides to the generated SM2PWM45 signal that will be passed to the deadtime logic upon the occurrence of a FORCE_OUT event in that sudeadtime logic upon the occurrence of a FORCE_OUT event in that submodule.									
	00b - Generated SM2PWM45 signal is used by the deadtime logic. 01b - Inverted generated SM2PWM45 signal is used by the deadtime logic. 10b - SWCOUT[SM2OUT45] is used by the deadtime logic. 11b - PWM2_EXTB signal is used by the deadtime logic.									
7-6	Submodule 1 PWM23 Control Select									
SM1SEL23	This field selects possible over-rides to the generated SM1PWM23 signal that will be passed to the deadtime logic upon the occurrence of a FORCE_OUT event in that submodule.									
	00b - Generated SM1PWM23 signal is used by the deadtime logic. 01b - Inverted generated SM1PWM23 signal is used by the deadtime logic. 10b - SWCOUT[SM1OUT23] is used by the deadtime logic. 11b - PWM1_EXTA signal is used by the deadtime logic.									
5-4	Submodule 1 PWM45 Control Select									
SM1SEL45	This field selects possible over-rides to the generated SM1PWM45 signal that will be passed to the deadtime logic upon the occurrence of a FORCE_OUT event in that submodule.  00b - Generated SM1PWM45 signal is used by the deadtime logic.  01b - Inverted generated SM1PWM45 signal is used by the deadtime logic.  10b - SWCOUT[SM1OUT45] is used by the deadtime logic.  11b - PWM1_EXTB signal is used by the deadtime logic.									
3-2	Submodule 0 PWM23 Control Select									
SM0SEL23	This field selects possible over-rides to the generated SM0PWM23 signal that will be passed to the deadtime logic upon the occurrence of a FORCE_OUT event in that submodule.									
	00b - Generated SM0PWM23 signal is used by the deadtime logic. 01b - Inverted generated SM0PWM23 signal is used by the deadtime logic. 10b - SWCOUT[SM0OUT23] is used by the deadtime logic. 11b - PWM0_EXTA signal is used by the deadtime logic.									
1-0	Submodule 0 PWM45 Control Select									
SM0SEL45	This field selects possible over-rides to the generated SM0PWM45 signal that will be passed to the deadtime logic upon the occurrence of a FORCE_OUT event in that submodule.									
	00b - Generated SM0PWM45 signal is used by the deadtime logic. 01b - Inverted generated SM0PWM45 signal is used by the deadtime logic. 10b - SWCOUT[SM0OUT45] is used by the deadtime logic. 11b - PWM0_EXTB signal is used by the deadtime logic.									

i.MX RT1060 Processor Reference Manual, Rev. 1, 12/2018

## 54.8.49 Master Control Register (MCTRL)


#### 54.8.49.1 Offset

Register	Offset
MCTRL	188h

#### 54.8.49.2 Function

In every 4-bit field in this register, each bit acts on a separate submodule. Accordingly, the description of every bitfield refers to the effect of an individual bit.

### 54.8.49.3 Diagram



#### 54.8.49.4 Fields

Field	Function
15-12	Current Polarity
IPOL	The four buffered read/write bits of this field correspond to submodules 3-0, respectively. Each bit selects between PWM23 and PWM45 as the source for the generation of the complementary PWM pair output for the corresponding submodule. MCTRL[IPOL] is ignored in independent mode.
	MCTRL[IPOL] does not take effect until a FORCE_OUT event takes place in the appropriate submodule. Reading MCTRL[IPOL] reads the buffered value and not necessarily the value currently in effect.
	0000b - PWM23 is used to generate complementary PWM pair in the corresponding submodule. 0001b - PWM45 is used to generate complementary PWM pair in the corresponding submodule.
11-8	Run
RUN	The four read/write bits of this field enable the clocks to the PWM generator of submodules 3-0, respectively. The corresponding MCTRL[RUN] bit must be set for each submodule that is using its input capture functions or is using the local reload as its reload source. When this bit equals zero, the submodule counter is reset. A reset clears this field.

Table continues on the next page...

i.MX RT1060 Processor Reference Manual, Rev. 1, 12/2018


Field	Function					
	0000b - PWM generator is disabled in the corresponding submodule.					
	0001b - PWM generator is enabled in the corresponding submodule.					
7-4	Clear Load Okay					
CLDOK	The 4 bits of CLDOK field correspond to submodules 3-0, respectively. Each write-only bit is used to clea the corresponding bit of MCTRL[LDOK]. Write a 1 to CLDOK to clear the corresponding MCTRL[LDOK] bit. If a reload occurs within a submodule with the corresponding MCTRL[LDOK] bit set at the same time that MCTRL[CLDOK] is written, then the reload in that submodule will not be performed and MCTRL[LDOK] will be cleared. CLDOK bit is self-clearing and always reads as a 0.					
3-0	Load Okay					
LDOK	The 4 bits of LDOK field correspond to submodules 3-0, respectively. Each read/set bit loads CTRL[PRSC] and the INIT, FRACVALx, and VALx registers of the corresponding submodule into a set of buffers. The buffered prescaler divisor, submodule counter modulus value, and PWM pulse width take effect at the next PWM reload if CTRL[LDMOD] is clear or immediately if CTRL[LDMOD] is set. Set the corresponding MCTRL[LDOK] bit by reading it when it is logic zero and then writing a logic one to it. The VALx, FRACVALx,INIT, and CTRL[PRSC] registers of the corresponding submodule cannot be written while the the corresponding MCTRL[LDOK] bit is set.					
	In Master Reload Mode (CTRL2[RELOAD_SEL]=1), it is only necessary to set the LDOK bit corresponding to submodule0; however, it is recommended to also set the LDOK bit of the slave submodules, to prevent unwanted writes to the registers in the slave submodules.					
	The MCTRL[LDOK] bit is automatically cleared after the new values are loaded, or it can be manually cleared before a reload by writing a logic 1 to the appropriate MCTRL[CLDOK] bit. LDOK bits cannot be written with a zero. MCTRL[LDOK] can be set in DMA mode when the DMA indicates that it has completed the update of all CTRL[PRSC], INIT,FRACVALx, and VALx registers in the corresponding submodule. Reset clears LDOK field.					
	0000b - Do not load new values. 0001b - Load prescaler, modulus, and PWM values of the corresponding submodule.					

# 54.8.50 Master Control 2 Register (MCTRL2)

#### 54.8.50.1 Offset

Register	Offset
MCTRL2	18Ah

## 54.8.50.2 Diagram



i.MX RT1060 Processor Reference Manual, Rev. 1, 12/2018

## 54.8.50.3 Fields

Field	Function
15-9	RESERVED
_	
8	RESERVED
_	
7-2	RESERVED
_	
1-0	Monitor PLL State
MONPLL	These bits are used to control disabling of the fractional delay block when the chip PLL is unlocked and/or missing its input reference. The fractional delay block requires a continuous 200 MHz clock from the PLL. If this clock turns off when the fractional delay block is being used, then the output of the fractional delay block can be stuck high or low even if the PLL restarts. When this control bit is set, PLL problems cause the fractional delay block to be disabled until the PLL returns to a locked state. Once the PLL is receiving a proper reference and is locked, the fractional delay block requires a 25 µs startup time just as if the FRCTRL[FRAC*_EN] bits had been turned off and turned on again.
	If PLL monitoring is disabled, then software should manually clear and then set the FRCTRL[FRAC*_EN] bits when the PLL loses its reference or loses lock. This will cause the fractional delay block to be disabled and restarted.
	If the fractional delay block is not being used, then the value of these bits do not matter.
	<ul> <li>00b - Not locked. Do not monitor PLL operation. Resetting of the fractional delay block in case of PLL losing lock will be controlled by software.</li> <li>01b - Not locked. Monitor PLL operation to automatically disable the fractional delay block when the PLL encounters problems.</li> <li>10b - Locked. Do not monitor PLL operation. Resetting of the fractional delay block in case of PLL</li> </ul>
	losing lock will be controlled by software. These bits are write protected until the next reset.  11b - Locked. Monitor PLL operation to automatically disable the fractional delay block when the PLL encounters problems. These bits are write protected until the next reset.

# 54.8.51 Fault Control Register (FCTRL0)

## 54.8.51.1 Offset

Register	Offset
FCTRL0	18Ch

#### 54.8.51.2 Function

For every 4-bit field in this register, the bits act on the fault inputs in order. For example, FLVL bits 15-12 act on faults 3-0, respectively.

## 54.8.51.3 Diagram

Bits	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R			\/I			ГЛ	ITO								_	
w	FLVL				FAU	110			FSA	AFE			FI	E		
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

#### 54.8.51.4 Fields

Field	Function					
15-12	Fault Level					
FLVL	The four read/write bits of this field select the active logic level of the individual fault inputs 3-0, respectively. A reset clears this field.					
	0000b - A logic 0 on the fault input indicates a fault condition. 0001b - A logic 1 on the fault input indicates a fault condition.					
11-8	Automatic Fault Clearing					
FAUTO	The four read/write bits of this field select automatic or manual clearing of faults 3-0, respectively. A reset clears this field.					
	0000b - Manual fault clearing. PWM outputs disabled by this fault are not enabled until FSTS[FFLAGx] is clear at the start of a half cycle or full cycle depending the state of FSTS[FFULL]. This is further controlled by FCTRL[FSAFE].  0001b - Automatic fault clearing. PWM outputs disabled by this fault are enabled when FSTS[FFINx] is clear at the start of a half cycle or full cycle depending on the state of FSTS[FFULL] without regard to the state of FSTS[FFLAGx].					
7-4	Fault Safety Mode					
FSAFE	These read/write bits select the safety mode during manual fault clearing. A reset clears this field.					
	FSTS[FFPINx] may indicate a fault condition still exists even though the actual fault signal at the FAULTx pin is clear due to the fault filter latency.					
	0000b - Normal mode. PWM outputs disabled by this fault are not enabled until FSTS[FFLAGx] is clear at the start of a half cycle or full cycle depending on the state of FSTS[FFULL] without regard to the state of FSTS[FFPINx]. The PWM outputs disabled by this fault input will not be re-enabled until the actual FAULTx input signal de-asserts since the fault input will combinationally disable the PWM outputs (as programmed in DISMAPn).  0001b - Safe mode. PWM outputs disabled by this fault are not enabled until FSTS[FFLAGx] is clear and FSTS[FFPINx] is clear at the start of a half cycle or full cycle depending on the state of FSTS[FFULL].					
3-0	Fault Interrupt Enables					


Field	Function
FIE	This read/write field enables CPU interrupt requests generated by the FAULTx pins. A reset clears this field.
	NOTE: The fault protection circuit is independent of the FIEx bit and is always active. If a fault is detected, the PWM outputs are disabled according to the disable mapping register.  0000b - FAULTx CPU interrupt requests disabled.  0001b - FAULTx CPU interrupt requests enabled.

# 54.8.52 Fault Status Register (FSTS0)

#### 54.8.52.1 Offset

Register	Offset
FSTS0	18Eh

## 54.8.52.2 Diagram



#### 54.8.52.3 Fields

Field	Function
15-12	Half Cycle Fault Recovery
FHALF	These read/write bits are used to control the timing for re-enabling the PWM outputs after a fault condition. These bits apply to both automatic and manual clearing of a fault condition.
	NOTE: Both FHALF and FFULL can be set so that the fault recovery occurs at the start of a full cycle and at the start of a half cycle (as defined by VAL0). If neither FHALF nor FFULL is set, then no fault recovery is possible.  0000b - PWM outputs are not re-enabled at the start of a half cycle.  0001b - PWM outputs are re-enabled at the start of a half cycle (as defined by VAL0).
11-8	Filtered Fault Pins
FFPIN	These read-only bits reflect the current state of the filtered FAULTx pins converted to high polarity. A logic 1 indicates a fault condition exists on the filtered FAULTx pin. A reset has no effect on this field.

Table continues on the next page...

i.MX RT1060 Processor Reference Manual, Rev. 1, 12/2018

Field	Function
7-4	Full Cycle
FFULL	These read/write bits are used to control the timing for re-enabling the PWM outputs after a fault condition. These bits apply to both automatic and manual clearing of a fault condition.
	NOTE: Both FHALF and FFULL can be set so that the fault recovery occurs at the start of a full cycle and at the start of a half cycle (as defined by VAL0). If neither FHALF nor FFULL is set, then no fault recovery is possible.  0000b - PWM outputs are not re-enabled at the start of a full cycle  0001b - PWM outputs are re-enabled at the start of a full cycle
3-0	Fault Flags
FFLAG	These read-only flag is set within two CPU cycles after a transition to active on the FAULTx pin. Clear this bit by writing a logic one to it. A reset clears this field. While the reset value is 0, these bits may be set to 1 by the time they can be read depending on the state of the fault input signals.
	0000b - No fault on the FAULTx pin. 0001b - Fault on the FAULTx pin.

## 54.8.53 Fault Filter Register (FFILT0)

#### 54.8.53.1 Offset

Register	Offset
FFILT0	190h

#### 54.8.53.2 Function

The settings in this register are shared among each of the fault input filters within the fault channel.

Input filter considerations include:


- The FILT\_PER value should be set such that the sampling period is larger than the period of the expected noise. This way a noise spike will only corrupt one sample. The FILT\_CNT value should be chosen to reduce the probability of noisy samples causing an incorrect transition to be recognized. The probability of an incorrect transition is defined as the probability of an incorrect sample raised to the FILT\_CNT+3 power.
- The values of FILT\_PER and FILT\_CNT must also be traded off against the desire for minimal latency in recognizing input transitions. Turning on the input filter (setting FILT\_PER to a non-zero value) introduces a latency of ((FILT\_CNT+4) x FILT\_PER x IPBus clock period). Note that even when the filter is enabled, there is a

NXP Semiconductors

3267

combinational path to disable the PWM outputs. This is to ensure rapid response to fault conditions and also to ensure fault response if the PWM module loses its clock. The latency induced by the filter will be seen in the time to set FSTS[FFLAG] and FSTS[FFPIN].

#### 54.8.53.3 Diagram



#### 54.8.53.4 Fields

Field	Function
15	Fault Glitch Stretch Enable
GSTR	This bit is used to enable the fault glitch stretching logic. This logic ensures that narrow fault glitches are stretched to be at least 2 IPBus clock cycles wide. In some cases a narrow fault input can cause problems due to the short PWM output shutdown/re-activation time. The stretching logic ensures that a glitch on the fault input, when the fault filter is disabled, will be registered in the fault flags.
	0b - Fault input glitch stretching is disabled. 1b - Input fault signals will be stretched to at least 2 IPBus clock cycles.
14-11	RESERVED
_	
10-8	Fault Filter Count
FILT_CNT	These bits represent the number of consecutive samples that must agree prior to the input filter accepting an input transition. The number of samples is the decimal value of this field plus three: the bitfield value of 0-7 represents 3-10 samples, respectively. The value of FILT_CNT affects the input latency.
7-0	Fault Filter Period
FILT_PER	This 8-bit field applies universally to all fault inputs.
	These bits represent the sampling period (in IPBus clock cycles) of the fault pin input filter. Each input is sampled multiple times at the rate specified by this field. If FILT_PER is 0x00 (default), then the input filter is bypassed. The value of FILT_PER affects the input latency.
	<b>NOTE:</b> When changing values for FILT_PER from one non-zero value to another non-zero value, first write a value of zero to clear the filter.


i.MX RT1060 Processor Reference Manual, Rev. 1, 12/2018 3268 **NXP Semiconductors** 

# 54.8.54 Fault Test Register (FTST0)

#### 54.8.54.1 Offset

Register	Offset
FTST0	192h

## 54.8.54.2 Diagram



#### 54.8.54.3 Fields


Field	Function
15-1	RESERVED
_	
0	Fault Test
FTEST	This read/write bit is used to simulate a fault condition. Setting this bit causes a simulated fault to be sent into all of the fault filters. The condition propagates to the fault flags and possibly the PWM outputs depending on the DISMAPn settings. Clearing this bit removes the simulated fault condition.
	0b - No fault 1b - Cause a simulated fault

# 54.8.55 Fault Control 2 Register (FCTRL20)

#### 54.8.55.1 Offset

Register	Offset
FCTRL20	194h

## 54.8.55.2 Diagram



## 54.8.55.3 Fields

Field	Function
15-4	RESERVED
_	
3-0	No Combinational Path From Fault Input To PWM Output
NOCOMB	This read/write field is used to control the combinational path from the fault inputs to the PWM outputs. When these bits are low (default), the corresponding fault inputs have a combinational path to the PWM outputs that are sensitive to these fault inputs (as defined by DISMAP0 and DISMAP1). This combinational path is a safety feature that ensures the output is disabled even if the SOC has a failure of its clocking system. The combinational path also means that a pulse on the fault input can cause a brief disable of the PWM output even if the fault pulse is not wide enaough to get through the input filter and be latched in the fault logic. Setting these bits removes the combinational path and uses the filterred and latched fault signals as the fault source to disable the PWM outputs. This eliminates fault glitches from creating PWM output glitches but also increases the latency to respond to a real fault.
	0000b - There is a combinational link from the fault inputs to the PWM outputs. The fault inputs are combined with the filtered and latched fault signals to disable the PWM outputs.  0001b - The direct combinational path from the fault inputs to the PWM outputs is disabled and the filtered and latched fault signals are used to disable the PWM outputs.