A.C. CHARACTERISTICS

 $T_A = 0$ °C to 70°C, $V_{CC} = +5V \pm 5\%$

Symbol	Parameter	2732-4 Limits (ns)		2732 Limits (ns)		2732-6 Limits (ns)		Test
		Min.	Max.	Min.	Max.	Min.	Max.	Conditions
tACC	Address to Output Delay		390		450		550	CE = OE = VIL
t _{CE}	CE to Output Delay		390		450		550	OE = V _{IL}
toE	Output Enable to Output Delay		120		120		120	CE = V _{IL}
t _{DF}	Output Enable High to Output Float	0	100	0	100	0	100	CE = V _{IL}
tон	Output Hold from Addresses, $\overline{\text{CE}}$ or $\overline{\text{OE}}$, Whichever Occurred First	0		0		0		$\overline{CE} = \overline{OE} = V_{IL}$

CAPACITANCE [1] TA = 25°C, f = 1MHz


Symbol	Parameter	Тур.	Max.	Unit	Conditions
C _{IN1}	Input Capacitance Except OE/Vpp	4	6	pF	VIN = OV
C _{IN2}	OE/V _{PP} Input Capacitance		20	pF	VIN = 0V
Соит	Output Capacitance		12	pF	Vout = 0V

A.C. TEST CONDITIONS

Outputs 0.8V and 2V

Output Load: 1 TTL gate and $C_L = 100pF$ Input Rise and Fall Times: ≤ 20ns Input Pulse Levels: 0.8V to 2.2V Timing Measurement Reference Level: 1V and 2V Inputs

A.C. WAVEFORMS [2]



NOTES:

- 1. THIS PARAMETER IS ONLY SAMPLED AND IS NOT 100% TESTED.
- 2. ALL TIMES SHOWN IN PARENTHESES ARE MINIMUM TIMES AND ARE NSEC UNLESS OTHERWISE SPECIFIED.
- 3. $\overline{\text{OE}}$ MAY BE DELAYED UP TO t_{ACC} t_{OE} AFTER THE FALLING EDGE OF $\overline{\text{CE}}$ WITHOUT IMPACT ON t_{ACC} . 4. t_{DF} IS SPECIFIED FROM $\overline{\text{OE}}$ OR $\overline{\text{CE}}$, WHICHEVER OCCURS FIRST.

PROGRAMMING

The programming specifications are described in the Data Catalog PROM/ROM Programming Instructions Section.

ABSOLUTE MAXIMUM RATINGS*

*COMMENT

Temperature Under Bias1	0°C to +80°C
Storage Temperature65	°C to +125°C
All Input or Output Voltages with	
Respect to Ground	+6V to -0.3V

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

D.C. AND OPERATING CHARACTERISTICS


 $T_A = 0$ °C to 70°C, $V_{CC} = +5V \pm 5\%$


READ OPERATION


	Parameter		Limits		Unit	Conditions
Symbol		Min.	Typ.[1]	Max.		
ILI1	Input Load Current (except OE/VPP)			10	μА	V _{IN} = 5.25V
ILI2	OE/Vpp Input Load Current			10	μA	V _{IN} = 5.25V
llo	Output Leakage Current			10	μА	Vout = 5.25V
ICC1	Vcc Current (Standby)		15	35	mA	CE = VIH, OE = VIL
ICC2	Vcc Current (Active)		85	150	mA	$\overline{OE} = \overline{CE} = V_{IL}$
VIL	Input Low Voltage	-0.1		0.8	v	
V _{IH}	Input High Voltage	2.0		Vcc+1	v	
VoL	Output Low Voltage			0.45	V	loL = 2.1mA
Vон	Output High Voltage	2.4			V	IoH = -400µA

Note: 1. Typical values are for $T_A = 25$ °C and nominal supply voltages.

TYPICAL CHARACTERISTICS









2732 32K (4K × 8) UV ERASABLE PROM

- Fast Access Time:
 - 390 ns Max. 2732-4
 - 450 ns Max. 2732
 - 550 ns Max. 2732-6
- Industry Standard Pinout JEDEC **Approved**
- Pin Compatible to Intel's EPROM Family: 2716, 2732A, 2764

- Output Enable for MCS-85[™] and MCS-86[™] Compatibility
- **Low Power Dissipation:**
 - 150 mA Max. Active Current
 - 35 mA Max Standby Current
- Single +5V ± 5% Power Supply

The Intel® 2732 is a 32,768-bit ultraviolet erasable and electrically programmable read-only memory (EPROM). The 2732 operates from a single 5-volt power supply, has a standby mode, and features an output enable control. The total programming time for all bits is three and a half minutes. The 2732 family with an access time up to 390 ns enhances microprocessor system performance. This family, in conjunction with the 250 ns 2732A family, solves the problem of WAIT states due to slow memories.

An important 2732 feature is the separate output control, Output Enable (OE) from the Chip Enable control (CE). The OE control eliminates bus contention in multiple bus microprocessor systems. Intel's Application Note AP-72 describes the microprocessor system implementation of the $\overline{\text{OE}}$ and $\overline{\text{CE}}$ controls on Intel's 2716 and 2732 EPROMs. AP-72 is available from Intel's Literature Department.

The 2732 has a standby mode which reduces the power dissipation without increasing access time. The maximum active current is 150 mA, while the maximum standby current is only 35 mA, a 75% savings. The standby mode is achieved by applying a TTL-high signal to the $\overline{\text{CE}}$ input.

2732A

PIN CONFIGURATION

2732 PIN CONFIGURATION

GP

A7 1	24 b∨cc	A, [] 1	24 🗆 Vcc
A6 2	23 🗖 A ₈	A6 🗖 2	23 🗖 🗛
A₅ [] 3	22 🗖 A9	A₃ 🗖 3	22 🗖 A9
A4 A	21 🗆 A ₁₁	^ 4□ 4	21 🗖 A11
A 3 5	20 □ ŌĒ/Vpp	A₃☐ 5	20 ☐ ÖĒ /V _{₱₽}
A ₂ 6	19 A10	A₂ 🗖 6	19 🗖 A10
41 7	18 □ ČĒ	A1 7	18 DCE
4₀ □ 8	17 🗖 07	∿ □ 8	17 🗅 07
og 9	16 🗖 🔾	Ģ口 9	16 🗖 😘
0, 10	15 □0₅	01 10	15 🗆 05
02 11	14 04	0₂□ 11	14 🗖 04
ND 12	13 🗖 0₃	GND 🗖 12	13 🗖 03
<u> </u>			

MODE SELECTION

PINS	CE (18)	ŌĒ/V _{PP} (20)	V _{CC} (24)	OUTPUTS (9-11,13-17)
Read	VIL	V _{IL}	+5	D _{OUT}
Standby	V _{IH}	Don't Care	+5	High Z
Program	VIL	Vpp	+5	D _{IN}
Program Verify	VIL	VIL	+5	D _{OUT}
Program Inhibit	ViH	Vpp	+5	High Z

PIN NAMES

A ₀ -A ₁₁	ADDRESSES			
ĈĒ	CHIP ENABLE			
ŌĒ	OUTPUT ENABLE			
00-07	OUTPUTS			

BLOCK DIAGRAM

