

HI-506, HI-507, HI-508, HI-509

Single 16 and 8/Differential 8-Channel and 4-Channel CMOS Analog Multiplexers

August 1997

Features	
Low ON Resistance 1	Ω 08 Ι
Wide Analog Signal Range	±15V
TTL/CMOS Compatible	
• Access Time	50ns
Maximum Power Supply	. 44V
Break-Before-Make Switching	

- No Latch-Up
- Replaces DG506A/DG506AA and DG507A/DG507AA
- Replaces DG508A/DG508AA and DG509A/DG509AA

Applications

- Data Acquisition Systems
- · Precision Instrumentation
- Demultiplexing
- · Selector Switch

Description

The HI-506/HI-507 and HI-508/HI-509 monolithic CMOS multiplexers each include an array of sixteen and eight analog switches respectively, a digital decoder circuit for channel selection, voltage reference for logic thresholds, and an enable input for device selection when several multiplexers are present. The Dielectric Isolation (DI) process used in fabrication of these devices eliminates the problem of latchup. DI also offers much lower substrate leakage and parasitic capacitance than conventional junction isolated CMOS (see Application Note AN521).

The switching threshold for each digital input is established by an internal +5V reference, providing a guaranteed minimum 2.4V for logic "1" and maximum 0.8V for logic "0". This allows direct interface without pullup resistors to signals from most logic families: CMOS, TTL, DTL and some PMOS. For protection against transient overvoltage, the digital inputs include a series 200Ω resistor and diode clamp to each supply.


The HI-506 is a single 16-Channel, the HI-507 is an 8-Channel differential, the HI-508 is a single 8-Channel and the HI-509 is a 4-Channel differential multiplexer. The HI-506/HI-507 are available in a 28 lead ceramic or plastic DIP, 28 pad leadless chip carrier (CLCC), 28 pin plastic leaded chip carrier (PLCC) and 28 lead SOIC packages. The HI-508/HI-509 are available in a 16 pin plastic or ceramic DIP, a 20 pin plastic leaded chip carrier (PLCC), 20 pad ceramic leadless chip carrier (CLCC) and 16 lead SOIC packages.


If input overvoltages are present, the HI-546/HI-547/HI-548/HI-549 multiplexers are recommended. For further information see Application Notes AN520 and AN521. The HI-506/HI-507/HI-508/HI-509 is offered in both commercial and military grades. For additional High Reliability Screening including 160 hour burn-in specify the "-8" suffix. For MIL-STD-883 compliant parts, request the HI-506/883, HI-507/883, HI-508/883 or HI-509/883 data sheet.


Ordering Information


PART NUMBER	TEMP. RANGE (°C)	PACKAGE	PKG. NO.
HI1-0506/883	-55 to 125	28 Ld CERDIP	F28.6
HI1-0506-8	Hi-Rel Pressing with Burn-In	28 Ld CERDIP	F28.6
HI4-0506/883	-55 to 125	28 Ld CLCC	J28.A
HI1-0507/883	-55 to 125	28 Ld CERDIP	F28.6
HI9P0506-9	-40 to 85	28 Ld SOIC	M28.6
HI3-0506-5	0 to 75	28 Ld PDIP	E28.6
HI1-0506-7	0 to 75 + 96 Hour Burn-In	28 Ld CERDIP	F28.6
HI9P0506-5	0 to 75	28 Ld SOIC	M28.3
HI1-0506-5	0 to 75	28 Ld CERDIP	F28.6
HI1-0506-4	-25 to 85	28 Ld CERDIP	F28.6
HI1-0506-2	-55 to 125	28 Ld CERDIP	F28.6
HI1-0507-8	Hi-Rel Pressing with Burn-In	28 Ld CERDIP	F28.6
HI4-0507/883	-55 to 125	28 Ld CLCC	J28.A
HI1-0507-4	-25 to 85	28 Ld CERDIP	F28.6
HI4P0507-5	0 to 75	28 Ld PLCC	N28.45
HI9P0507-5	0 to 75	28 Ld SOIC	M28.3
HI1-0507-5	0 to 75	28 Ld CERDIP	F28.6
HI3-0507-5	0 to 75	28 Ld PDIP	E28.3
HI9P0507-9	-40 to 85	28 Ld SOIC	M28.3
HI1-0507-2	-55 to 125	28 Ld CERDIP	F28.6
HI1-0508/883	-55 to 125	16 Ld CERDIP	F16.3

PART NUMBER	TEMP. RANGE (°C)	PACKAGE	PKG. NO.
HI1-0508-8	Hi-Rel Pressing with Burn-In	16 Ld CERDIP	F16.3
HI4-0508/883	-55 to 125	20 Ld CLCC	J20.A
HI1-0509/883	-55 to 125	16 Ld CERDIP	F16.3
HI1-0508-5	0 to 75	16 Ld CERDIP	F16.3
HI3-0508-5	0 to 75	16 Ld PDIP	E16.3
HI1-0508-4	-25 to 85	16 Ld CERDIP	F16.3
HI1-0508-2	-55 to 125	16 Ld CERDIP	F16.3
HI4P0508-5	0 to 75	20 Ld PLCC	N20.35
HI9P0508-9	-40 to 85	16 Ld SOIC	M16.15
HI9P0508-5	0 to 75	16 Ld SOIC	M16.15
HI1-0509-8	Hi-Rel Pressing with Burn-In	16 Ld CERDIP	F16.3
HI4-0509/883	-55 to 125	20 Ld CLCC	J20.A
HI9P0509-5	0 to 75	16 Ld SOIC	M16.15
HI9P0509-9	-40 to 85	16 Ld SOIC	M16.15
HI1-0509-4	-25 to 85	16 Ld CERDIP	F16.3
HI1-0509-5	0 to 75	16 Ld CERDIP	F16.3
HI3-0509-5	0 to 75	16 Ld PDIP	E16.3
HI4P0509-5	0 to 75	20 Ld PLCC	N20.35
HI1-0509-2	-55 to 125	16 Ld CERDIP	F16.3
HI1-0509-7	0 to 75 + 96 Hour Burn-In	16 Ld CERDIP	F16.3









Absolute Maximum Ratings Thermal Information Thermal Resistance (Typical, Note 1) θ_{JA} (°C/W) θ_{JC} (°C/W) 16 Ld CERDIP Package 85 32 16 Ld SOIC Package 115 N/A 16 Ld PDIP Package Digital Input Overvoltage 100 N/A 20 Ld CLCC Package 80 28 +V_{EN}, +V_A +V_{SUPPLY} +4V 20 Ld PLCC Package -V_{EN}, -V_A -V_{SUPPLY} -4V N/A or 20mA, Whichever Occurs First 28 Ld CERDIP Package 55 18 Analog Signal Overvoltage (Note 7) 60 N/A +V_S.....+V_{SUPPLY} +2V 70 N/A 70 -V_S -V_{SUPPLY} -2V 20 28 Ld PLCC Package N/A Peak Current, S or D40mA Maximum Junction Temperature (Pulsed at 1ms, 10% Duty Cycle Max) Operating Conditions Maximum Storage Temperature Range-65°C to 150°C Temperature Ranges Maximum Lead Temperature (Soldering 10s)..................... 300°C HI-506/507/508/509-2, -8 -55°C to 125°C (SOIC and PLCC - Lead Tips Only) HI-506/507/508/509-4.....-25°C to 85°C

CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

NOTE:

1. θ_{JA} is measured with the component mounted on an evaluation PC board in free air.

Electrical Specifications Supplies = +15V, -15V; V_{AH} (Logic Level High) = +2.4V; V_{AL} (Logic Level Low) = +0.8V, Unless Otherwise Specified. For Test Conditions, Consult Performance Curves

		TEMP	TEMP HI-5XX-2, HI-5XX-8			HI-5XX-4, HI-5XX-5			
PARAMETER		(°C)	MIN	TYP	МАХ	MIN	TYP	MAX	UNITS
SWITCHING CHARACTERISTICS	3								
Access Time, I _A	(Note 1)	25	-	250	500	-	250	-	ns
		Full	-	-	1000	-	-	1000	ns
Break-Before-Make Delay, t _{OPEN}	(Note 1)	25	25	80	-	25	80	-	ns
Enable Delay (ON), t _{ON(EN)}	(Note 1)	25	-	250	500	-	250	-	ns
		Full	-	-	1000	-	-	1000	ns
Enable Delay (OFF), t _{OFF(EN)}	(Note 1)	25	-	250	500	-	250	-	ns
		Full	-	-	1000	-	-	1000	ns
Settling Time to 0.1%, t _S (HI-506 and HI-507)		25	-	1.2	-	-	1.2	-	μs
Settling Time to 0.01%, t _S (HI-506 and HI-507)		25	-	2.4	-	_	2.4	-	μs
Settling Time to 0.1%, t _S (HI-508 and HI-509)		25	-	360	-	-	360	-	ns
Settling Time to 0.01%, t _S (HI-508 and HI-509)		25	-	600	-	_	600	-	ns
"Off Isolation"	(Note 5)	25	50	68	-	50	68	-	dB
Channel Input Capacitance, CS(OFF)		25	-	10	-	-	10	-	pF
Channel Output Capacitance, C _{D(OFF)} (HI-506)		25	-	52	-	-	52	-	pF
Channel Output Capacitance, C _{D(OFF)} (HI-507)		25	-	30	-	-	30	-	pF
Channel Output Capacitance, C _{D(OFF)} (HI-508)		25	-	17	-	-	17	-	pF
Channel Output Capacitance, C _{D(OFF)} (HI-509)		25	-	12	-	-	12	-	pF


HI-506, HI-507, HI-508, HI-509


Electrical Specifications Supplies = +15V, -15V; V_{AH} (Logic Level High) = +2.4V; V_{AL} (Logic Level Low) = +0.8V, Unless Otherwise Specified. For Test Conditions, Consult Performance Curves (Continued)


	TEST	TEMP (°C)	HI-5	HI-5XX-2, HI-5XX-8		HI-5XX-4, HI-5XX-5			
PARAMETER	CONDITIONS		MIN	TYP	MAX	MIN	TYP	MAX	UNITS
Digital Input Capacitance, CA		25	-	6	-	-	6	-	pF
Input to Output Capacitance, CDS(OFF)		25	-	0.08	-	-	0.08	-	pF
DIGITAL INPUT CHARACTERIS	TICS			•			•	•	-
Input Low Threshold, V _{AL}	(Note 1)	Full	-	-	+0.8	-	-	+0.8	٧
Input High Threshold, V _{AH}	(Note 1)	Full	+2.4	-	-	+2.4	-	-	٧
Input Leakage Current (High or Low), I _A	(Notes 1, 4)	Full	-	-	1.0	-	-	1.0	μА
ANALOG CHANNEL CHARACT	ERISTICS			•			•	•	-
Analog Signal Range, V _S		Full	-15	-	+15	-15	-	+15	٧
On Resistance, r _{ON}	(Notes 1, 2)	25	-	180	300	-	180	400	Ω
Δr _{ON} , (Any Two Channels)		25	-	5	-	-	5	-	%
Off Input Leakage Current,	(Note 3)	25	-	0.03	-	-	0.03	-	nA
^I S(OFF)		Full	-	-	50	-	-	50	nA
Off Output Leakage Current,	(Note 3)	25	-	0.3	-	-	0.3	-	nA
HI-506		Full	-	-	300	-	-	300	nA
HI-507		Full	-	-	200	-	-	200	nA
HI-508		Full	-	-	200	-	-	200	nA
HI-509		Full	-	-	100	-	-	100	nA
On Channel Leakage Current, D(ON)	(Note 3)	25	-	0.3	-	-	0.3	-	nA
HI-506		Full	-	-	300	-	-	300	nA
HI-507		Full	-	-	200	-	-	200	nA
HI-508		Full	-	-	200	-	-	200	nA
HI-509		Full	-	-	100	-	-	100	nA
Differential Off Output Leakage Current, I _{DIFF} (HI-507, HI-509 Only)	(Note 1)	Full	-	-	50	-	-	50	nA
POWER REQUIREMENTS				•			•	•	_
Current, I+, Pin 1 HI-506/HI-507	(Note 6)	Full	-	1.5	3.0	-	1.5	3.0	mΑ
Current, I+, HI-508/HI-509	(Note 6)	Full	-	1.5	2.4	-	1.5	2.4	mA
Current, I-, Pin 27 HI-506/HI-507	(Note 6)	Full	-	0.4	1.0	-	0.4	1.0	mA
Current, I-, HI-508/HI-509	(Note 6)	Full	-	0.4	1.0	-	0.4	1.0	mA
Power Dissipation, P _D HI-506/HI-507		Full	-	-	60	_	-	60	mW
HI-508/HI-509	1	Full	-	-	51	-	-	51	mW


NOTES:

- 1. 100% tested for Dash 8. Leakage currents not tested at -55°C.
- 2. $V_{OUT} = \pm 10V$, $I_{OUT} = \pm 1$ mA.
- 3. 10nA is the practical lower limit for high speed measurement in the production test environment.
- 4. Digital input leakage is primarily due to the clamp diodes (see Schematic). Typical leakage is less than 1nA at 25°C.
- 5. $V_{EN} = 0.8V$, $R_L = 1K$, $C_L = 15pF$, $V_S = 7V_{RMS}$, f = 100kHz.
- 6. V_{EN} , $V_A = 0V$ or 2.4V.
- 7. Signal voltage at any analog input or output (S or D) will be clamped to the supply rail by internal diodes. Limit the resulting current as shown under absolute maximum ratings. If an overvoltage condition is anticipated (analog input exceeds either power supply voltage), the Harris HI-546/HI-548/HI-549 multiplexers are recommended.









Switching Waveforms (Continued) +15V HI-506 † IN 1 A₂ IN 2 THRU IN 7/IN 15 IN 8/16 v_{OUT} ΕN OUT GND -V 50pF -15V †Similar connection for HI-507/HI-508/HI-509 FIGURE 10A. TEST CIRCUIT **ENABLE DRIVE** 3.5V **ENABLE** DRIVE 50% 2V/DIV. οv OUTPUT A S₁ ON S₂THRU S₁₆ OFF OUTPUT ton(EN) 2V/DIV. toff(en) FIGURE 10B. WAVEFORMS FIGURE 10C. ENABLE DELAY $t_{ON(EN)}$, $t_{OFF(EN)}$ FIGURE 10. ENABLE DELAY

HI-506, HI-507, HI-508, HI-509

Truth Tables

HI-506

A ₃	A ₂	A ₁	A ₀	EN	"ON" CHANNEL
Х	Х	Х	Х	L	None
L	L	L	L	Н	1
L	L	L	Н	Н	2
L	L	Н	L	Н	3
L	L	Н	Η	Н	4
L	Н	L	L	Н	5
L	Н	L	Н	Н	6
L	Н	Н	L	Н	7
L	Н	Н	Η	Н	8
Н	L	L	L	Η	9
Н	L	L	Η	Н	10
Н	L	Н	L	Н	11
Н	L	Н	Η	Н	12
Н	Н	L	L	Н	13
Н	Н	L	Н	Н	14
Н	Н	Н	L	Н	15
Н	Н	Н	Н	Н	16

	-	00
п		מוו

A ₂	A ₁	A ₀	EN	"ON" CHANNEL
Х	Х	Х	L	None
L	L	L	Ι	1
L	L	Н	Ι	2
L	Н	L	Ι	3
L	Н	Н	Ι	4
Н	L	L	Ι	5
Н	L	Н	Ι	6
Н	Η	L	Ι	7
Н	Η	Η	Ι	8

HI-509

A ₁	A ₀	EN	"ON" CHANNEL PAIR
Х	Х	L	None
L	L	Н	1
L	Н	Η	2
Н	L	Н	3
Н	Н	Н	4

HI-507

A ₂	A ₁	A ₀	EN	"ON" CHANNEL
Х	Х	Х	L	None
L	L	L	Н	1
L	L	Н	Н	2
L	Н	L	Η	3
L	Η	Η	Η	4
Н	L	L	Н	5
Н	L	Н	Η	6
Н	Н	L	Н	7
Н	Н	Η	Н	8

Die Characteristics

DIE DIMENSIONS: WORST CASE CURRENT DENSITY:

1.4 x 10⁵ A/cm² 129 mils x 82 mils

TRANSISTOR COUNT: **METALLIZATION:**

421 Type: CuAl

Thickness: 16kÅ ±2kÅ **PROCESS:** SUBSTRATE POTENTIAL (NOTE):

-V_{SUPPLY}

PASSIVATION:

Type: Nitride/Silox


Nitride Thickness: 3.5kÅ ±1kÅ 12kÅ ±2kÅ Silox Thickness:

NOTE: The substrate appears resistive to the -V_{SUPPLY} terminal, therefore it may be left floating (Insulating Die Mount) or it may be mounted on a conductor at -V_{SUPPLY} potential.

CMOS-DI

Metallization Mask Layout

HI-506 HI-507



NOTE: Pad numbers correspond to DIP pin numbers only.

Die Characteristics

DIE DIMENSIONS: WORST CASE CURRENT DENSITY:

81.9 mils x 90.2 mils 1.4 x 10^5 A/cm²

METALLIZATION: TRANSISTOR COUNT:

Type: CuAl 234

Thickness: 16kÅ ±2kÅ

PROCESS:
SUBSTRATE POTENTIAL (NOTE):

CMOS-DI

-V_{SUPPLY}

PASSIVATION:


Type: Nitride/Silox

Nitride Thickness: 3.5kÅ ±1kÅ Silox Thickness: 12kÅ ±2kÅ

NOTE: The substrate appears resistive to the -V_{SUPPLY} terminal, therefore it may be left floating (Insulating Die Mount) or it may be mounted on a conductor at -V_{SUPPLY} potential.

Metallization Mask Layout

HI-508 HI-509



NOTE: Pad numbers correspond to DIP pin numbers only.