# On abstraction and compositionality for weak-memory linearisability

**Brijesh Dongol** Radha Jagadeesan James Riely Alasdair Armstrong

- How do we provide reliable atomicity abstractions?
  - Concurrent objects, e.g., locks, stacks, queues etc
  - ► Transactional memory

- How do we provide reliable atomicity abstractions?
  - ► Concurrent objects, e.g., locks, stacks, queues etc
  - ► Transactional memory
- What does a programmer require from an atomicity abstraction?
  - ► Abstraction (or contextual refinement)
  - Compositionality

- How do we provide reliable atomicity abstractions?
  - ► Concurrent objects, e.g., locks, stacks, queues etc
  - ▶ Transactional memory
- What does a programmer require from an atomicity abstraction?
  - Abstraction (or contextual refinement)
  - Compositionality
- ► The above well studied assuming sequentially consistent (SC) memory
- ► How do atomicity abstractions behave under weak (or relaxed) memory?


- ► How do we provide reliable atomicity abstractions?
  - Concurrent objects, e.g., locks, stacks, queues etc
  - Transactional memory
- What does a programmer require from an atomicity abstraction?
  - Abstraction (or contextual refinement)
  - Compositionality
- ► The above well studied assuming sequentially consistent (SC) memory
- ► How do atomicity abstractions behave under weak (or relaxed) memory?
  - ► Use framework of Alglave, Maranget and Tautschnig (AMT)
    - captures a large number of memory models (TSO, Power, ARM)

- How do we provide reliable atomicity abstractions?
  - Concurrent objects, e.g., locks, stacks, queues etc
  - Transactional memory
- What does a programmer require from an atomicity abstraction?
  - Abstraction (or contextual refinement)
  - Compositionality
- ► The above well studied assuming sequentially consistent (SC) memory
- ► How do atomicity abstractions behave under weak (or relaxed) memory?
  - ► Use framework of Alglave, Maranget and Tautschnig (AMT)
    - captures a large number of memory models (TSO, Power, ARM)
  - Concurrent objects (this paper)
  - Transactional memory (Dongol, Jagadeesan and Riely, POPL 2018)

- Correctness of concurrent object defined by linearisability
  - each operation takes effect between invocation and return
  - order of effects legal for sequential specification


- Correctness of concurrent object defined by linearisability
  - each operation takes effect between invocation and return
  - order of effects legal for sequential specification

#### **Example.** Concurrent queue



- Correctness of concurrent object defined by linearisability
  - each operation takes effect between invocation and return
  - order of effects legal for sequential specification


#### **Example.** Concurrent queue



- Properties of linearisability:
  - ▶ necessary and sufficient for contextual refinement (Filipovic, 2010)
  - compositional (Herlihy and Wing, 1990)

- Correctness of concurrent object defined by linearisability
  - each operation takes effect between invocation and return
  - order of effects legal for sequential specification

#### **Example.** Concurrent queue



- Properties of linearisability:
  - necessary and sufficient for contextual refinement (Filipovic, 2010)
  - compositional (Herlihy and Wing, 1990)
- What about weak memory?



#### AMT's axiomatic models

#### Executions defined by:

- Set of (read/write) events 

  E and orders over E, e.g.,
  - ▶ co (coherence order) total order on the writes of each location
  - rf (reads from dependency) maps writes to reads
  - ppo (preserved program order), program order po with commuting events in architecture removed
  - **.**.

#### AMT's axiomatic models

#### Executions defined by:

- ▶ Set of (read/write) events  $\mathbb{E}$  and orders over  $\mathbb{E}$ , e.g.,
  - ▶ co (coherence order) total order on the writes of each location
  - rf (reads from dependency) maps writes to reads
  - ppo (preserved program order), program order po with commuting events in architecture removed
  - ▶ .
- Other relations are derived, e.g.,
  - ▶ Happens-before  $hb = ppo \cup fences \cup rfe$
  - ► From-read anti-dependency fr = rf<sup>-1</sup>; co

#### AMT's axiomatic models

#### Executions defined by:

- Set of (read/write) events 

  E and orders over E, e.g.,
  - ▶ co (coherence order) total order on the writes of each location
  - ▶ rf (reads from dependency) maps writes to reads
  - ppo (preserved program order), program order po with commuting events in architecture removed
  - ▶ .
- Other relations are derived, e.g.,
  - ▶ Happens-before  $hb = ppo \cup fences \cup rfe$
  - ► From-read anti-dependency fr = rf<sup>-1</sup>; co

#### Execution is correct if it satisfies four axioms:

```
acyclic(hb) (No-Thin-Air) acyclic(po-loc \cup co \cup rf \cup fr) (SC-Per-Location) irreflexive(fre; prop; hb*) (Observation) acyclic(co \cup prop) (Propagation)
```

```
Init: x, y = 0, 0  
Thread \alpha: x := 1; r1 := y; Thread \beta: y := 1; r2 := x;
```

```
Init: x, y = 0, 0  \text{Thread } \alpha \colon \text{ x := 1; r1 := y;}   \text{Thread } \beta \colon \text{ y := 1; r2 := x;}   \text{W}_{\alpha}(x, 1) = \mathbb{R}_{\alpha}(y, 0)   \text{Init: } \mathbf{R}_{\alpha}(y, 0) = \mathbb{R}_{\alpha}(y, 0)   \text{W}_{\alpha}(x, 1) = \mathbb{R}_{\alpha}(y, 0)   \text{W}_{\alpha}(x, 1) = \mathbb{R}_{\alpha}(y, 0)   \text{W}_{\alpha}(x, 1) = \mathbb{R}_{\alpha}(y, 0)   \text{Moreover} \mathbf{R}_{\alpha}(y, 0) = \mathbb{R}_{\alpha}(y, 0)   \text{Allowed execution}
```

```
Init: x, y = 0, 0 
Thread \alpha: x := 1; r1 := y; 
Thread \beta: y := 1; r2 := x;
```


```
\begin{array}{c} W_{\alpha}(x,1) & R_{\alpha}(y,0) \\ W_{\iota}(x,0), W_{\iota}(y,0) & \text{ ff} \\ & W_{\beta}(y,1) & R_{\beta}(x,0) \end{array} Allowed execution
```

```
Init: x, y = 0, 0
Thread \alpha: x := 1; FF; r1 := y;
Thread \beta: y := 1; FF; r2 := x;
```

```
Init: x, y = 0, 0 
Thread \alpha: x := 1; r1 := y; 
Thread \beta: y := 1; r2 := x;
```

```
W_{\iota}(x,0),W_{\iota}(y,0) W_{\iota}(y,0) W_{\iota}(y,0) W_{\iota}(x,0) W_{\iota}
```

```
Init: x, y = 0, 0 Thread \alpha: x := 1; FF; r1 := y; Thread \beta: y := 1; FF; r2 := x;
```




Disallowed execution

```
Init: x, y = 0, 0
Thread \alpha: x := 1; r1 := y;
Thread \beta: y := 1; r2 := x;
```

```
W_{\alpha}(x,1)
                                                          R_{\alpha}(v,0)
W_{\iota}(x,0), W_{\iota}(y,0)
                                   W_{\beta}(y,1)
                                                          R_{\beta}(x,0)
                  Allowed execution
```

```
Init: x, y = 0, 0
Thread \alpha: x := 1; FF; r1 := y;
Thread \beta: y := 1; FF; r2 := x;
```



Disallowed execution


Let's apply this framework to a setting with concurrent objects

```
Init: x, y = 0, 0 Thread \alpha: lock.acq(); x := 1; y := 1; lock.rel(); Thread \beta: lock.acq(); print x; print y; lock.rel();
```

**Expected behaviour:** Thread  $\beta$  either prints 0 0 or 1 1

```
Init: x, y = 0, 0 Thread \alpha: lock.acq(); x := 1; y := 1; lock.rel(); Thread \beta: lock.acq(); print x; print y; lock.rel();
```


- **E**xpected behaviour: Thread  $\beta$  either prints 0 0 or 1 1
- Naive use of AMT axioms permits a bad behaviour:  $\beta$  prints 1 0



Allowed execution

```
Init: x, y = 0, 0 Thread \alpha: lock.acq(); x := 1; y := 1; lock.rel(); Thread \beta: lock.acq(); print x; print y; lock.rel();
```

- **E**xpected behaviour: Thread  $\beta$  either prints 0 0 or 1 1
- Naive use of AMT axioms permits a bad behaviour:  $\beta$  prints 1 0



Allowed execution


- Two problems:
  - 1. Typical SC lock specification is not strong enough
    - Only describes allowable order of operations
    - Doesn't describe memory effects
  - 2. Weak memory axioms ignore interaction with lock object



```
Init: x, y = 0, 0
Thread \alpha: lock.acq(); x := 1; y := 1; lock.rel();
Thread \beta: lock.acq(); print x; print y; lock.rel();
```

```
Init: x, y = 0, 0 Thread \alpha: lock.acq(); x := 1; y := 1; lock.rel(); Thread \beta: lock.acq(); print x; print y; lock.rel();
```


Disallowing bad behaviour (only showing relevant edges):



 Strengthen the lock specification to include specification order (so) from release to acquire

```
Init: x, y = 0, 0
Thread \alpha: lock.acq(); x := 1; y := 1; lock.rel();
Thread \beta: lock.acq(); print x; print y; lock.rel();
```

Disallowing bad behaviour (only showing relevant edges):



- 1. Strengthen the lock specification to include specification order (so) from release to acquire
- 2. Strengthen the weak memory axioms to induce additional happens before (hbs)

### Strengthening specifications

Under SC, a specification defined by legal history
 Example. Legal stack history (ensures LIFO order)

```
a:push!(5) \cdot a:push? \cdot b:push!(6) \cdot b:push? \cdot c:pop! \cdot c:pop?(6)
```

#### Strengthening specifications

Under SC, a specification defined by legal history

Example. Legal stack history (ensures LIFO order)

```
a: push!(5) \cdot a: push? \cdot b: push!(6) \cdot b: push? \cdot c: pop! \cdot c: pop?(6)
```

 In weak memory, stack specification orders push invocation and corresponding pop return

Example. For stack history above

$$b: push!(6) \xrightarrow{so} c: pop?(6)$$

### Strengthening specifications

Under SC, a specification defined by legal history

Example. Legal stack history (ensures LIFO order)

```
a:push!(5) \cdot a:push? \cdot b:push!(6) \cdot b:push? \cdot c:pop! \cdot c:pop?(6)
```

 In weak memory, stack specification orders push invocation and corresponding pop return

Example. For stack history above

$$b: push!(6) \xrightarrow{so} c: pop?(6)$$

Specification order is used to build additional happens-before

$$hbs = po; so; po$$



```
Init: x = 0
Thread \alpha: x := 5; push(5);
Thread \beta: r1 := pop(); r2 := x;
```

Possible (bad) abstract trace of this client/object program:


$$W_{\alpha}(x,5)$$
 push! $_{\alpha}(5)$  push? $_{\alpha}$ 

$$\mathrm{W}_\iota(x,0)$$

$$pop!_{\beta} \quad pop?_{\beta}(5) \quad R_{\beta}(x,0)$$

```
Init: x = 0
Thread \alpha: x := 5; push(5);
Thread \beta: r1 := pop(); r2 := x;
```

Possible (bad) abstract trace of this client/object program:




How to show trace invalid for memory model?

1. AMT framework gives execution orders

```
Init: x = 0
Thread \alpha: x := 5; push(5);
Thread \beta: r1 := pop(); r2 := x;
```


Possible (bad) abstract trace of this client/object program:



- 1. AMT framework gives execution orders
- 2. Check history (i.e., trace restricted to specification) is valid

```
Init: x = 0
Thread \alpha: x := 5; push(5);
Thread \beta: r1 := pop(); r2 := x;
```


Possible (bad) abstract trace of this client/object program:



- 1. AMT framework gives execution orders
- 2. Check history (i.e., trace restricted to specification) is valid
- 3. Weak memory stack specification has order so for stack history

```
Init: x = 0
Thread \alpha: x := 5; push(5);
Thread \beta: r1 := pop(); r2 := x;
```


Possible (bad) abstract trace of this client/object program:



- 1. AMT framework gives execution orders
- 2. Check history (i.e., trace restricted to specification) is valid
- 3. Weak memory stack specification has order so for stack history
- 4. This induces a lifted specification order hbs = po; so; po

```
Init: x = 0
Thread \alpha: x := 5; push(5);
Thread \beta: r1 := pop(); r2 := x;
```

Possible (bad) abstract trace of this client/object program:



- 1. AMT framework gives execution orders
- 2. Check history (i.e., trace restricted to specification) is valid
- 3. Weak memory stack specification has order so for stack history
- 4. This induces a lifted specification order hbs = po; so; po
- 5. Execution is invalid (as desired) according to AMT axioms using

hb 
$$\triangleq$$
 ppo ∪ fences ∪ rfe ∪ hbs

### Concrete implementations

```
Init: x = 0
Thread \alpha: x := 5; push(5);
Thread \beta: r1 := pop(); r2 := x;
```

#### Concrete implementations

```
Init: x = 0

Thread \alpha: x := 5; push(5);

Thread \beta: r1 := pop(); r2 := x;

How to show concrete trace of this client/object program is invalid?

W_{\alpha}(x,5) \ push!_{\alpha}(5) \ S \ push?_{\alpha}

W_{\iota}(x,0)

pop!_{\beta} \ T \ pop?_{\beta}(5) \ R_{\beta}(x,0)
```

#### Concrete implementations

```
Init: x = 0
Thread \alpha: x := 5; push(5);
Thread \beta: r1 := pop(); r2 := x;
```

How to show concrete trace of this client/object program is invalid?

$$W_{\alpha}(x,5) \;\; \textit{push}!_{\alpha}(5) \;\; \textit{S} \;\; \textit{push}?_{\alpha}$$
 
$$W_{\iota}(x,0) \;\; \\ \textit{pop}!_{\beta} \;\; \textit{T} \;\; \textit{pop}?_{\beta}(5) \; R_{\beta}(x,0)$$

If the stack is correct, then there must be memory actions in S, T that invalidates the execution

```
Init: x = 0

Thread \alpha: x := 5; push(5);

Thread \beta: r1 := pop(); r2 := x;
```

How to show concrete trace of this client/object program is invalid?

$$W_{\alpha}(x,5) \; push!_{\alpha}(5) \; \textit{S} \; push?_{\alpha}$$
  $W_{\iota}(x,0)$  
$$pop!_{\beta} \; \textit{T} \; pop?_{\beta}(5) \; R_{\beta}(x,0)$$


- ▶ If the stack is correct, then there must be memory actions in S, T that invalidates the execution
- Can simply
  - ignore the method calls/returns,

```
Init: x = 0

Thread \alpha: x := 5; push(5);

Thread \beta: r1 := pop(); r2 := x;
```

How to show concrete trace of this client/object program is invalid?




- If the stack is correct, then there must be memory actions in S, T that invalidates the execution
- Can simply
  - ignore the method calls/returns,
  - apply AMT framework

```
Init: x = 0

Thread \alpha: x := 5; push(5);


Thread \beta: r1 := pop(); r2 := x;
```

How to show concrete trace of this client/object program is invalid?




- If the stack is correct, then there must be memory actions in S, T that invalidates the execution
- Can simply
  - ignore the method calls/returns,
  - apply AMT framework
- But we want to think about clients and object implementations separately
- ▶ Use the abstract specification as the glue







▶ Recall: We require hbs to create a cycle using a from read anti-depedency




- ▶ Recall: We require hbs to create a cycle using a from read anti-depedency
- Problem: How do we ensure hbs exists
  - without knowledge of client (reasoning about the object only),
  - generically for any memory model?



- Recall: We require hbs to create a cycle using a from read anti-depedency
- Problem: How do we ensure hbs exists
  - without knowledge of client (reasoning about the object only),
  - generically for any memory model?
- Three sets of edges to consider
  - 1. hb order from S to T (given by the memory model)



- Recall: We require hbs to create a cycle using a from read anti-depedency
- Problem: How do we ensure hbs exists
  - without knowledge of client (reasoning about the object only),
  - generically for any memory model?
- Three sets of edges to consider
  - 1. hb order from *S* to *T* (given by the memory model)
  - 2. client-interface order (cio):
    - client events to invocations and
    - responses to client events



- Recall: We require hbs to create a cycle using a from read anti-depedency
- Problem: How do we ensure hbs exists
  - without knowledge of client (reasoning about the object only),
  - generically for any memory model?
- Three sets of edges to consider
  - 1. hb order from *S* to *T* (given by the memory model)
  - 2. client-interface order (cio):
    - client events to invocations and
    - responses to client events
  - 3. object-interface order (oio):
    - invocations to object events, and
    - object events to responses



# Preventing artificial order

lackbox We cannot, by default, include both  $\stackrel{\mathsf{cio}}{\longrightarrow}$  and  $\stackrel{\mathsf{oio}}{\longrightarrow}$ 

This gives us "artificial" order, which may not exist in memory model

### Preventing artificial order

- We cannot, by default, include both <sup>cio</sup>
  → and <sup>oio</sup>
  →
  This gives us "artificial" order, which may not exist in memory model
- **Example.** Empty method with no memory events creates extra order

Program 1 in TSO  $\text{Thread } \alpha \colon \text{ x:=1; r:=y} \qquad \qquad \text{$W_{\alpha}(x,1)$} \qquad \text{$R_{\alpha}(y,0)$}$ 

### Preventing artificial order

- We cannot, by default, include both <sup>cio</sup>→ and <sup>oio</sup>→
  This gives us "artificial" order, which may not exist in memory model
- **Example.** Empty method with no memory events creates extra order

```
Program 1 in TSO W_{\alpha}(x,1) \qquad R_{\alpha}(y,0) Thread \alpha: x:=1; r:=y W_{\alpha}(x,1) \stackrel{\text{cio}}{\longrightarrow} E! \stackrel{\text{oio}}{\longrightarrow} E? \stackrel{\text{cio}}{\longrightarrow} R_{\alpha}(y,0) Thread \alpha: x:=1; empty(); r:=y
```

- Solution.
  - ▶ By default assume: ClientEvent <sup>cio</sup> Invocation
  - ▶ Conditionally have: Invocation <sup>oio</sup> ObjectEvent

# Object interface orders (oio) in example

- A correct stack implementation must guarantee:
  - 1.  $S \xrightarrow{hb} T$
  - 2.  $push!_{\alpha}(5) \xrightarrow{\text{oio}} S$
  - 3.  $T \xrightarrow{\text{oio}} pop?_{\beta}(5)$

# Object interface orders (oio) in example

$$W_{\iota}(x,0) \xrightarrow{\text{CO}} \text{Cio} \qquad \qquad \text{Cio} \\ W_{\iota}(x,0) \xrightarrow{\text{CO}} \text{Cio} \qquad \qquad \text{Cio} \\ pop!_{\beta} \ T \ pop?_{\beta}(5) \ R_{\beta}(x,0)$$

- A correct stack implementation must guarantee:
  - 1.  $S \xrightarrow{hb} T$
  - 2.  $push!_{\alpha}(5) \xrightarrow{oio} S$
  - 3.  $T \xrightarrow{\text{oio}} pop?_{\beta}(5)$
- Reasoning above entirely contained within the object
- ▶ All orders stem from the memory model

### Programmer expectation

- Want a condition Z such that for any
  - ▶ abstract object *AS* and
  - ► concrete object *CS*

$$Z(AS, CS) \Rightarrow \forall C \in Client. C[AS] \sqsubseteq C[CS]$$
 (ABSTRACTION)

# Programmer expectation

- Want a condition Z such that for any
  - ► abstract object *AS* and
  - concrete object CS

$$Z(AS, CS) \Rightarrow \forall C \in Client. C[AS] \sqsubseteq C[CS]$$
 (ABSTRACTION)

- ▶ We develop two instantiations of *Z*:
  - real-time hb-linearisability
  - causal hb-linearisability

### Real-time hb-linearisability

#### Definition

Client-implementation trace t real-time hb-linearisable with respect to (h, so) if

```
\forall \alpha \in \textit{Threads.} \ t | (\mathbb{I} \cup \mathbb{R}) | \alpha = h | \alpha \qquad \qquad \text{(PERMUTATION)}
\forall i \in \mathbb{I}, r \in \mathbb{R}. \ r \xrightarrow{b} i \Rightarrow r \xrightarrow{h} i \qquad \text{(RTO-PRESERVATION)}
\forall i \in \mathbb{I}, r \in \mathbb{R}. \ i \xrightarrow{so} r \Rightarrow i \xrightarrow{hb^+} r \qquad \text{(HB-SATISFACTION)}
```


### Real-time hb-linearisability

#### Definition

Client-implementation trace t real-time hb-linearisable with respect to (h, so) if

$$\forall \alpha \in \textit{Threads. } t | (\mathbb{I} \cup \mathbb{R}) | \alpha = h | \alpha$$
 (Permutation) 
$$\forall i \in \mathbb{I}, r \in \mathbb{R}. \ r \xrightarrow{b} i \Rightarrow r \xrightarrow{h} i$$
 (RTO-Preservation) 
$$\forall i \in \mathbb{I}, r \in \mathbb{R}. \ i \xrightarrow{so} r \Rightarrow i \xrightarrow{hb^+} r$$
 (HB-Satisfaction)

#### **Example.** Concurrent queue (linearisability)




# Real-time hb-linearisability

#### Definition

Client-implementation trace t real-time hb-linearisable with respect to (h, so) if

$$\forall \alpha \in \textit{Threads.} \ t | (\mathbb{I} \cup \mathbb{R}) | \alpha = \frac{h}{\alpha}$$
 (Permutation) 
$$\forall i \in \mathbb{I}, r \in \mathbb{R}. \ r \xrightarrow{b} i \Rightarrow r \xrightarrow{h} i$$
 (RTO-Preservation) 
$$\forall i \in \mathbb{I}, r \in \mathbb{R}. \ i \xrightarrow{so} r \Rightarrow i \xrightarrow{hb^+} r$$
 (HB-Satisfaction)

#### **Example.** Concurrent queue (hb-linearisability)



### Causal hb-linearisability

- In the weak memory setting, there is an opportunity to relax the real-time order constraint
- Two operations are ordered (in an implementation) iff they are ordered by hb

# Causal hb-linearisability

- In the weak memory setting, there is an opportunity to relax the real-time order constraint
- Two operations are ordered (in an implementation) iff they are ordered by hb

#### Definition

Implementation trace t is causal hb-linearisable with respect to (h, so) iff

```
\forall \alpha \in \textit{Threads.} \ t | (\mathbb{I} \cup \mathbb{R}) | \alpha = \frac{h}{\alpha}  (Permutation)
\forall i \in \mathbb{I}, r \in \mathbb{R}. \ r \xrightarrow{hb^{+}} i \Rightarrow r \xrightarrow{h} i  (HB-Preservation)
\forall i \in \mathbb{I}, r \in \mathbb{R}. \ i \xrightarrow{so} r \Rightarrow i \xrightarrow{hb^{+}} r  (HB-Satisfaction)
```

# Abstraction and compositionality

- ▶ Both real-time and causal hb-linearisability guarantee abstraction
- Real-time hb-linearisability ensures compositionality
- Compositionality for causal hb-linearisability requires either
  - ▶ an unobtrusive client, or
  - ► a commutative specification

### Our paper

#### Contributions:

- 1. Extension of AMT model to cope with client-object programs
- 2. Enable objects to be developed independently of client:
  - ► Real-time hb-linearisability
  - Causal hb-linearisability
- 3. Abstraction and compositionality theorems for both forms of linearisability

Benefit: Applicable to many different memory models: TSO, Power, ARMv7 ...

# Questions?