## Silicon Gate MOS 8251

#### PROGRAMMABLE COMMUNICATION INTERFACE

- Synchronous and Asynchronous Operation
  - Synchronous:

     5-8 Bit Characters

     Internal or External Character

     Synchronization

     Automatic Sync Insertion
  - Asynchronous:


     5-8 Bit Characters
     Clock Rate 1,16 or 64 Times
     Baud Rate

     Break Character Generation

     1,1½, or 2 Stop Bits

     False Start Bit Detection
- Baud Rate DC to 56k Baud (Sync Mode)
   DC to 9.6k Baud (Async Mode)
- Full Duplex, Double Buffered, Transmitter and Receiver
- Error Detection Parity, Overrun, and Framing
- Fully Compatible with 8080 CPU
- 28-Pin DIP Package
- All Inputs and Outputs Are TTL Compatible
- Single 5 Volt Supply
- Single TTL Clock

The 8251 is a Universal Synchronous/Asynchronous Receiver / Transmitter (USART) Chip designed for data communications in microcomputer systems. The USART is used as a peripheral device and is programmed by the CPU to operate using virtually any serial data transmission technique presently in use (including IBM Bi-Sync). The USART accepts data characters from the CPU in parallel format and then converts them into a continuous serial data stream for transmission. Simultaneously it can receive serial data streams and convert them into parallel data characters for the CPU. The USART will signal the CPU whenever it can accept a new character for transmission or whenever it has received a character for the CPU. The CPU can read the complete status of the USART at any time. These include data transmission errors and control signals such as SYNDET, TxEMPT. The chip is constructed using N-channel silicon gate technology.



#### 8251 BASIC FUNCTIONAL DESCRIPTION

#### General

The 8251 is a Universal Synchronous/Asynchronous Receiver/Transmitter designed specifically for the 8080 Microcomputer System. Like other I/O devices in the 8080 Microcomputer System its functional configuration is programmed by the systems software for maximum flexibility. The 8251 can support virtually any serial data technique currently in use (including IBM "bi-sync").

In a communication environment an interface device must convert parallel format system data into serial format for transmission and convert incoming serial format data into parallel system data for reception. The interface device must also delete or insert bits or characters that are functionally unique to the communication technique. In essence, the interface should appear "transparent" to the CPU, a simple input or output of byte-oriented system data.

#### Data Bus Buffer

This 3-state, bi-directional, 8-bit buffer is used to interface the 8251 to the 8080 system Data Bus. Data is transmitted or received by the buffer upon execution of INput or OUTput instructions of the 8080 CPU. Control words, Command words and Status information are also transferred through the Data Bus 8uffer.

#### Read/Write Control Logic

This functional block accepts inputs from the 8080 Control bus and generates control signals for overall device operation. It contains the Control Word Register and Command Word Register that store the various control formats for device functional definition.

#### RESET (Reset)

A "high" on this input forces the 8251 into an "Idle" mode. The device will remain at "Idle" until a new set of control words is written into the 8251 to program its functional definition.

#### CLK (Clock)

The CLK input is used to generate internal device timing and is normally connected to the Phase 2 (TTL) output of the 8224 Clock Generator. No external inputs or outputs are referenced to CLK but the frequency of CLK must be greater than 30 times the Receiver or Transmitter clock inputs for synchronous mode (4.5 times for asynchronous mode).

#### WR (Write)

A "fow" on this input informs the 8251 that the CPU is outputting data or control words, in essence, the CPU is writing out to the 8251.

#### RD (Read)

A "low" on this input informs the 8251 that the CPU is inputting data or status information, in essence, the CPU is reading from the 8251.


#### C/D (Control/Data)

This input, in conjunction with the WR and RD inputs informs the 8251 that the word on the Data Bus is either a data character, control word or status information.

1 = CONTROL 0 = DATA

#### CS (Chip Select)

A "low" on this input enables the 8251. No reading or writing will occur unless the device is selected.



C/D	RD	WR	cs	
0	0	†	О	8251 - DATA BUS
Ð	1	0	0	DATA BU\$ → 8251
1	O	1	0	STATUS → DATA BUS
1	1	0	0	DATA BUS - CONTROL
x	×	×	1	DATA BUS → 3-STATE

#### Modem Control

The 8251 has a set of control inputs and outputs that can be used to simplify the interface to almost any Modern. The modern control signals are general purpose in nature and can be used for functions other than Modern control, if necessary.

#### DSR (Data Set Ready)

The DSR input signal is general purpose in nature. Its condition can be tested by the CPU using a Status Read operation. The DSR input is normally used to test Modem conditions such as Data Set Ready.

#### DTR (Data Terminal Ready)

The DTR output signal is general purpose in nature. It can be set "low" by programming the appropriate bit in the Command Instruction word. The DTR output signal is normally used for Modern control such as Data Terminal Ready or Rate Select.

#### RTS (Request to Send)

The RTS output signal is general purpose in nature. It can be set "low" by programming the appropriate bit in the Command Instruction word. The RTS output signal is normally used for Modern control such as Request to Send.

#### CTS (Clear to Send)

A "low" on this input enables the 8251 to transmit data (serial) if the Tx EN bit in the Command byte is set to a "one."

#### Transmitter Buffer

The Transmitter Buffer accepts parallel data from the Data Bus Buffer, converts it to a serial bit stream, inserts the appropriate characters or bits (based on the communication technique) and outputs a composite serial stream of data on the TxD output pin.

#### Transmitter Control

The Transmitter Control manages all activities associated with the transmission of serial data. It accepts and issues signals both externally and internally to accomplish this function.


#### TxRDY (Transmitter Ready)

This output signals the CPU that the transmitter is ready to accept a data character. It can be used as an interrupt to the system or for the Polled operation the CPU can check TxRDY using a status read operation. TxRDY is automatically reset when a character is loaded from the CPU.

#### TxE (Transmitter Empty)

When the 8251 has no characters to transmit, the TxE output will go "high". It resets automatically upon receiving a character from the CPU. TxE can be used to indicate the end of a transmission mode, so that the CPU "knows" when to "turn the line around" in the half-duplexed operational mode.

In SYNChronous mode, a "high" on this output indicates that a character has not been loaded and the SYNC character or characters are about to be transmitted automatically as "fillers".



#### TxC (Transmitter Clock)

The Transmitter Clock controls the rate at which the character is to be transmitted. In the Synchronous transmission mode, the frequency of  $\overline{T \times C}$  is equal to the actual Baud Rate (1X). In Asynchronous transmission mode, the frequency of  $\overline{T \times C}$  is a multiple of the actual Baud Rate. A portion of the mode instruction selects the value of the multiplier; it can be 1x, 16x or 64x the Baud Rate.

#### For Example:

If Baud Rate equals 110 Baud,

TxC equals 110 Hz (1x)

TxC equals 1.76 kHz (16x)

TxC equals 7.04 kHz (64x).

If Baud Rate equals 9600 Baud,

TxC equals 614.4 kHz (64x).

The falling edge of  $\overline{\mathsf{TxC}}$  shifts the serial data out of the 8251.

#### Mode Instruction Definition

The 8251 can be used for either Asynchronous or Synchronous data communication. To understand how the Mode Instruction defines the functional operation of the 8251 the designer can best view the device as two separate components sharing, the same package. One Asynchronous the other Synchronous. The format definition can be changed "on the fly" but for explanation purposes the two formats will be isolated.


#### Asynchronous Mode (Transmission)

Whenever a data character is sent by the CPU the 8251 automatically adds a Start bit (low level) and the programmed number of Stop bits to each character, Also, an even or odd Parity bit is inserted prior to the Stop bit(s), as defined by the Mode Instruction. The character is then transmitted as a serial data stream on the TxD output. The serial data is shifted out on the falling edge of  $\overline{\text{TxC}}$  at a rate equal to 1, 1/16, or 1/64 that of the  $\overline{\text{TxC}}$ , as defined by the Mode Instruction. BREAK characters can be continuously sent to the TxD if commanded to do so,


When no data characters have loaded into the 8251 the TxD output remains "high" (marking) unless a Break (continuously low) has been programmed.

#### Asynchronous Mode (Receive)

The RxD line is normally high. A falling edge on this line triggers the beginning of a START bit. The validity of this START bit is checked by again strobing this bit at its nominal center. If a low is detected again, it is a valid START bit, and the bit counter will start counting. The bit counter locates the center of the data bits, the parity bit (if it exists) and the stop bits. If parity error occurs, the parity error flag is set. Data and parity bits are sampled on the RxD pin with the rising edge of RxC. If a low level is detected as the STOP bit, the Framing Error flag will be set. The STOP bit signals the end of a character. This character is then loaded into the parallel I/O buffer of the 8251. The RxRDY pin is raised to signal the CPU that a character is ready to be fetched. If a previous character has not been fetched by the CPU, the present character replaces it in the I/O buffer, and the OVERRUN flag is raised (thus the previous character is lost). All of the error flags can be reset by a command instruction. The occurrence of any of these errors will not stop the operation of the 8251.



Mode Instruction Format, Asynchronous Mode



Asynchronous Mode

#### Synchronous Mode (Transmission)

The TxD output is continuously high until the CPU sends its first character to the 8251 which usually is a SYNC character. When the CTS line goes low, the first character is serially transmitted out. All characters are shifted out on the falling edge of TxC. Data is shifted out at the same rate as the TxC.

Once transmission has started, the data stream at TxD output must continue at the  $\overline{TxC}$  rate. If the CPU does not provide the 8251 with a character before the 8251 becomes empty, the SYNC characters (or character if in single SYNC word mode) will be automatically inserted in the TxD data stream. In this case, the TxEMPTY pin is raised high to signal that the 8251 is empty and SYNC characters are being sent out. The TxEMPTY pin is internally reset by the next character being written into the 8251.


#### Synchronous Mode (Receive)

In this mode, character synchronization can be internally or externally achieved. If the internal SYNC mode has been programmed, the receiver starts in a HUNT mode. Data on the RxD pin is then sampled in on the rising edge of RxC. The content of the Rx buffer is continuously compared with the first SYNC character until a match occurs. If the 8251 has been programmed for two SYNC characters, the subsequent received character is also compared; when both SYNC characters have been detected, the USART ends the HUNT mode and is in character synchronization. The SYNDET pin is then set high, and is reset automatically by a STATUS READ.


In the external SYNC mode, synchronization is achieved by applying a high level on the SYNDET pin. The high level can be removed after one  $\overline{\text{RxC}}$  cycle.

Parity error and overrun error are both checked in the same way as in the Asynchronous Rx mode.


The CPU can command the receiver to enter the HUNT mode if synchronization is lost.



Mode Instruction Format, Synchronous Mode



RECEIVE FORMAT




Synchronous Mode, Transmission Format

#### COMMAND INSTRUCTION DEFINITION

Once the functional definition of the 8251 has been programmed by the Mode Instruction and the Sync Characters are loaded (if in Sync Mode) then the device is ready to be used for data communication. The Command Instruction controls the actual operation of the selected format. Functions such as: Enable Trensmit/Receive, Error Reset and Modem Controls are provided by the Command Instruction.

Once the Mode Instruction has been written into the 8251 and Sync characters inserted, if necessary, then all further "control writes"  $(C/\overline{D}=1)$  will load the Command Instruction. A Reset operation (internal or external) will return the 8251 to the Mode Instruction Format.




#### STATUS READ DEFINITION

In data communication systems it is often necessary to examine the "status" of the active device to ascertain if errors have occurred or other conditions that require the processor's attention. The 8251 has facilities that allow the programmer to "read" the status of the device at any time during the functional operation.

A normal "read" command is issued by the CPU with the C/D input at one to accomplish this function.


Some of the bits in the Status Read Format have identical meanings to external output pins so that the 8251 can be used in a completely Polled environment or in an interrupt driven environment.




Status Read Format

Command Instruction Format


#### **APPLICATIONS OF THE 8251**




Asynchronous Serial Interface to CRT Terminal, DC-9600 Baud



Asynchronous Interface to Telephone Lines



Synchronous Interface to Terminal or Peripheral Device



Synchronous Interface to Telephone Lines

## **SILICON GATE MOS 8251**

#### D.C. Characteristics:

 $T_A$  = 0°C to 70°C;  $V_{CC}$  = 5.0V ± 5%;  $V_{SS}$  = 0V

Symbol	Para meter	Min.	Тур.	Max.	Unit	Test Conditions
VIL	Input Low Voltage	V <sub>SS</sub> 5		0.8	V	<u> </u>
VIH	Input High Voltage	2.0		Vcc		
VaL	Output Low Voltage			0.45	v	l <sub>OL</sub> = 1.6mA
V <sub>OH</sub>	Output High Voltage	2.2	:		V	$l_{OH} = -100\mu A \{DB_{0^{-}7}\}$ $l_{OH} = -100\mu A \{Others\}$
<sub>l</sub> DL	Data Bus Leakage			50	μΑ	V <sub>OUT</sub> = 4.5V
<u> LI</u>	Input Load Current			10	μΑ	@ 5.5V
Icc	Power Supply Current		45	80		

#### Capacitance

 $T_A = 25^{\circ}C; V_{CC} = V_{SS} = 0V$ 

Symbol	Parameter	Min,	Тур.	Max.	Unit	Test Conditions
G <sub>N</sub>	Input Capacitance			10	pF	fc = 1MHz
C <sub>1/O</sub>	I/O Capacitance			20	рF	Unmeasured pins returned to V <sub>SS</sub> .

## **SILICON GATE MOS 8251**

#### A.C. Characteristics:


 $T_A = 0^{\circ} C$  to  $70^{\circ} C$ ;  $V_{CC} = 5.0 V \pm 5\%$ ;  $V_{SS} = 0 V$ 

Symbol	Para meter Para meter	Min.	Тур.	Max.	Unit	Test Conditions
t <sub>CY</sub>	Clock Period	.420		1.35	μs	
t <sub>ø</sub> w	Clock Pulse Width	220		300	ns	
t <sub>R</sub> ,tp	Clock Rise and Fall Time	0	· -	50	กร	
twr.	WRITE Pulse Width	430			ns	
tos	Data Set-Up Time for WRITE	0		<u> </u>	ns	
toH	Data Hold Time for WRITE	65	1	<u> </u>	· ns	
t <sub>AW</sub>	Address Stable before WRITE	20			ns	
twa	Address Hold Time for WRITE	35	1	1	ns	•
t <sub>RD</sub>	READ Pulse Width	430		<u> </u>	ns	
too	Data Delay from READ	350			ns	C <sub>L</sub> =100pF
tor	READ to Data Floating	150			ns	C <sub>L</sub> =100pF
t <sub>AR1</sub>	Address Stable before READ, CE (C/D)	50			ns	
t <sub>RA1</sub>	Address Hold Time for READ, CE	5	i	-	ns	
<sup>t</sup> RA2	Address Hold Time for READ, C/D	370	1	1	ns	
<sup>†</sup> DTx	TxD Delay from Falling Edge of TxC	1		1	μς	C <sub>L</sub> =100pF
t <sub>SRx</sub>	Rx Data Set-Up Time to Sampling Pulse	2			μ5	C <sub>L</sub> =100pF
tHHx	Rx Data Hold Time to Sampling Pulse	2	<b>†</b>	<u> </u>	μs	C <sub>L</sub> =100pF
<sup>f</sup> Tx	Transmitter Input Clock Frequency 1X Baud Rate 16X and 64X Baud Rate	DC DC	ļ	56 615	KHz KHz	
f <sub>Rx</sub>	Receiver Input Clock Frequency 1X Baud Rate 16X and 64X Baud Rate	DC DC		56 615	KHz KHz	
t <sub>Tx</sub>	TxRDY Delay from Center of Data Bit			16	CLK Period	C <sub>L</sub> =50pF
<sup>t</sup> Rx	RxRDY Delay from Center of Data Bit	15		20	CLK Period	
tis	Internal Syndet Delay from Center of Data Bit	20	i	25	CLK Period	
tes	External Syndet Set-Up Time before Falling Edge of RxC			15	CLK Period	<u></u>


Note: The TxC and RxC frequencies have the following limitation with respect to CLK.

For ASYNC Mode,  $t_{Tx}$  or  $t_{Rx} > 4.5 t_{CY}$ For SYNC Mode,  $t_{Tx}$  or  $t_{Rx} > 30 t_{CY}$ 


#### **READ AND WRITE TIMING**




#### TRANSMITTER CLOCK AND DATA



#### RECEIVER CLOCK AND DATA



#### Tx RDY AND Rx RDY TIMING (ASYNC MODE)



#### INTERNAL SYNC DETECT




#### **EXTERNAL SYNC DETECT**



intel®puter Microcompusystems

## Peripherals 8205 8214 8216/8226



## Schottky Bipolar 8205


## HIGH SPEED 1 OUT OF 8 BINARY DECODER

- I/O Port or Memory Selector
- Simple Expansion Enable Inputs
- High Speed Schottky Bipolar Technology — 18ns Max. Delay
- Directly Compatible with TTL Logic Circuits
- Low Input Load Current .25 mA max., 1/6 Standard TTL Input Load
- Minimum Line Reflection Low Voltage Diode Input Clamp
- Outputs Sink 10 mA min.
- 16-Pin Dual-In-Line Ceramic or Plastic Package

The 8205 decoder can be used for expansion of systems which utilize input ports, output ports, and memory components with active low chip select input. When the 8205 is enabled, one of its eight outputs goes "low", thus a single row of a memory system is selected. The 3 chip enable inputs on the 8205 allow easy system expansion. For very large systems, 8205 decoders can be cascaded such that each decoder can drive eight other decoders for arbitrary memory expansions.

The Intel® 8205 is packaged in a standard 16 pin dual-in-line package; and its performance is specified over the temperature range of 0°C to +75°C, ambient. The use of Schottky barrier diode clamped transistors to obtain fast switching speeds results in higher performance than equivalent devices made with a gold diffusion process.


#### PIN CONFIGURATION



#### PIN NAMES

A <sub>0</sub> A <sub>2</sub>	ADDRESS INPUTS
E1 E3	ENABLE INPUTS
00.02	DECODED OUTPUTS

#### LOGIC SYMBOL



ΑD	DHE	<b>5</b> S	£!	JBAN	.€				) UTA	1.75			
A <sub>0</sub>	Α1	Α,	Εı	F <sub>2</sub>	Ej	Ú	1	2	3		3	G	- /
L	L	i.	L	L	н	L	H	~			н	н	-
Н	L	L	L	L	н	н				-	ч	н	н
L	н	L	L	Ł	**	н	н		н	н	н	н	н
н	н	L	L	ų.	м	н	н	н	E.	н	14	н	н
L	L	н	L.	L	н	н	Н	н	н	L	4	н	۰
н	Ł	Ħ	L	L	H	н	н	9	н			н	۰
Ł	н	н	L	L	н	н	н	н	ref	4	м	L	14
н	н	н	L	L.	н	H	н	н	н		•	н	L
×	×	х	ι	L	L	H	н	м	н		H	H	•
х	x	×	ļн	L	L	н	н	•	-	-	м	н	-
х	ж	х	L	н	L	н	н	H	~	н	н	н	1
×	ж	×	į H	н	ι	н	н	н		н	н	н	
x	×	.,	. н	Ł	4	н	н	н	н	н	н	н	н
×	×	х.	. L	н	м	н	н	н	н	н	н	н	н
X	×	Χ :	Н	H	м	н	н	Н	н	н	н	4	н

#### **FUNCTIONAL DESCRIPTION**

#### Decoder


The 8205 contains a one out of eight binary decoder. It accepts a three bit binary code and by gating this input, creates an exclusive output that represents the value of the input code.

For example, if a binary code of 101 was present on the A0, A1 and A2 address input lines, and the device was enabled, an active low signal would appear on the  $\overline{05}$  output line. Note that all of the other output pins are sitting at a logic high, thus the decoded output is said to be exclusive. The decoders outputs will follow the truth table shown below in the same manner for all other input variations.

#### **Enable Gate**

When using a decoder it is often necessary to gate the outputs with timing or enabling signals so that the exclusive output of the decoded value is synchronous with the overall system.

The 8205 has a built-in function for such gating. The three enable inputs  $(\overline{E1},\overline{E2},E3)$  are ANDed together and create a single enable signal for the decoder. The combination of both active "high" and active "low" device enable inputs provides the designer with a powerfully flexible gating function to help reduce package count in his system.



AD	DAE	SS	Εľ	VABL	.E				at uc	UTS			
AD	Α1	Az	Ε,	E2	E.3	0	1	2	3	4	5	6	7
L	L	L	L	L	Н	L	н	Н	н	н	- н	H	14
H	L	L.	L	L	Н	++	Ł	Н	н	H	н	Н	н
L	Н	L	L	Ļ	н	н	H	L	Н	н	H	н	ч
H	Н	L	L	L	H	н	н	H	L	н	н	Н	н
L	L	н	L	Ł	н	н	н	н	H	Ļ	Н	н	н
н	L	H	Ļ	L	Н	H	Н	Н	Н	н	L	H	н:
L	Н	Н	L,	L	н	Н	н	Н	н	н	н	L	H j
H	н	Н	L	L	н	н	н	н	н	н	н	Н	L
×	X	X	L	L	L	н	Н	н	н	H	Н	Н	н
×	X	Х	н	L	L	н	н	Н	н	н	H	н	н
Х	Х	х	L	Н	Ł	н	Н	н	Н	Н	Н	н	н
X	х	х	н	H	L	н	н	Н	н	44	н	H	н
X	X	Х	н	Ł	н	н	H	н	н	н	Н	н	H
×	х	Х	Ļ	Н	н	Н	Н	H	н	н	Н	н	Н
_ X	X	Х	Н	н	H	1	н	H	н	н	н	Н	н

#### APPLICATIONS OF THE 8205

The 8205 can be used in a wide variety of applications in microcomputer systems. I/O ports can be decoded from the address bus, chip select signals can be generated to select memory devices and the type of machine state such as in 8008 systems can be derived from a simple decoding of the state lines (S0, S1, S2) of the 8008 CPU.

#### 1/O Port Decoder


Shown in the figure below is a typical application of the 8205. Address input lines are decoded by a group of 8205s (3). Each input has a binary weight. For example, A0 is assigned a value of 1 and is the LSB; A4 is assigned a value of 16 and is the MSB. By connecting them to the decoders as shown, an active low signal that is exclusive in nature and represents the value of the input address lines, is available at the outputs of the 8205s.

This circuit can be used to generate enable signals for I/O ports or any other decoder related application.

Note that no external gating is required to decode up to 24 exclusive devices and that a simple addition of an inverter or two will allow expansion to even larger decoder networks.

#### Chip Select Decoder

Using a very similar circuit to the I/O port decoder, an ar-




ray of 8205s can be used to create a simple interface to a 24K memory system.

The memory devices used can be either ROM or RAM and are 1K in storage capacity, 8308s and 8102s are the devices typically used for this application. This type of memory device has ten (10) address inputs and an active "low" chip select (CS). The lower order address bits A0-A9 which come from the microprocessor are "bussed" to all memory elements and the chip select to enable a specific device or group of devices comes from the array of 8205s. The output of the 8205 is active low so it is directly compatible with the memory components.

Basic operation is that the CPU issues an address to identify a specific memory location in which it wishes to "write" or "read" data. The most significant address bits A10-A14 are decoded by the array of 8205s and an exclusive, active low, chip select is generated that enables a specific memory device. The least significant address bits A0-A9 identify a specific location within the selected device. Thus, all addresses throughout the entire memory array are exclusive in nature and are non-redundant.

This technique can be expanded almost indefinitely to support even larger systems with the addition of a few inverters and an extra decoder (8205).



#### Logic Element Example

Probably the most overlooked application of the 8205 is that of a general purpose logic element. Using the "on-chip" enabling gate, the 8205 can be configured to gate its decoded outputs with system timing signals and generate strobes that can be directly connected to latches, flip-flops and one-shots that are used throughout the system.

An excellent example of such an application is the "state decoder" in an 8008 CPU based system. The 8008 CPU issues three bits of information (S0, S1, S2) that indicate the nature of the data on the Data Bus during each machine state. Decoding of these signals is vital to generate strobes that can load the address latches, control bus discipline and general machine functions.


In the figure below a circuit is shown using the 8205 as the "state decoder" for an 8008 CPU that not only decodes the S0, S1, S2 outputs but gates these signals with the clock (phase 2) and the SYNC output of the 8008 CPU. The  $\overline{T1}$ 


and T2 decoded strobes can connect directly to devices like 8212s for latching the address information. The other decoded strobes can be used to generate signals to control the system data bus, memory timing functions and interrupt structure. RESET is connected to the enable gate so that strobes are not generated during system reset, eliminating accidental loading.

The power of such a circuit becomes evident when a single decoded strobe is logically broken down. Consider T1 output, the boolean equation for it would be:

$$\overline{T1} = (\overline{S0} \cdot S1 \cdot \overline{S2}) \cdot (\overline{SYNC} \cdot Phase 2 \cdot \overline{Reset})$$

A six input NAND gate plus a few inverters would be needed to implement this function. The seven remaining outputs would need a similar circuit to duplicate their function, obviously a substantial savings in components can be achieved when using such a technique.





#### **ABSOLUTE MAXIMUM RATINGS\***

Temperature Under Bias:

Ceramic

-65°C to +125°C

Plastic

-65°C to +75°C

Storage Temperature

 $-65^{\rm o}{\rm C}$  to  $+160^{\rm o}{\rm C}$ 

All Output or Supply Voltages

-0.5 to +7 Volts

All Input Voltages

-1.0 to +5.5 Valts

Output Currents

125 mA

#### \*COMMENT


Stresses above those listed under "Absolute Maximum Rating" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or at any other condition above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.


D.C. CHARACTERISTICS  $T_A = 0^{\circ}\text{C}$  to +75°C,  $V_{CC} = 5.0\text{V} \pm 5\%$ 


#### 8205

SYMBOL	PARAMETER	L.	MIT	1.611.**	7507 0000000000000000000000000000000000		
311111111111111111111111111111111111111	FARAMETER	MIN.	MAX.	UNIT	TEST CONDITIONS		
I <sub>F</sub>	INPUT LOAD CURRENT		-0.25	mΑ	V <sub>CC</sub> = 5.25V, V <sub>E</sub> = 0.45V		
I <sub>E</sub>	INPUT LEAKAGE CURRENT		10	μΑ	V <sub>CC</sub> = 5.25V, V <sub>R</sub> = 5.25V		
v <sub>c</sub>	INPUT FORWARD CLAMP VOLTAGE		-1.0	V	$V_{CC} = 4.75V, I_{C} = -5.0 \text{ mA}$		
Vol	OUTPUT "LOW" VOLTAGE	İ	0.45	v -	V <sub>CC</sub> = 4.75V, I <sub>QL</sub> = 10.0 mA		
v <sub>oH</sub>	OUTPUT HIGH VOLTAGE	2.4	· · · -	V	V <sub>CC</sub> = 4.75V, I <sub>OH</sub> = -1.5 mA		
V <sub>IL</sub>	INPUT "LOW" VOLTAGE		0.85	V	V <sub>CC</sub> = 5.0V		
V <sub>IH</sub>	INPUT "HIGH" VOLTAGE	2.0	<u> </u>		V <sub>CC</sub> = 5.0V		
lsc	OUTPUT HIGH SHORT CIRCUIT CURRENT	-40	-120	mΑ	V <sub>CC</sub> = 5.0V, V <sub>OUT</sub> = 0V		
V <sub>C</sub> x	OUTPUT "LOW" VOLTAGE  @ HIGH CURRENT		0.8	٧	V <sub>CC</sub> = 5.0V, I <sub>OX</sub> = 40 mA		
l <sub>cc</sub>	POWER SUPPLY CURRENT		70	mA	V <sub>CC</sub> = 5.25V		

#### TYPICAL CHARACTERISTICS







#### 8205 SWITCHING CHARACTERISTICS


#### CONDITIONS OF TEST:

Input pulse amplitudes: 2.5V

Input rise and fall times: 5 nsec

between 1V and 2V

Measurements are made at 1.5V



# ADDRESS OR ENABLE INPUT PULSE


#### **A.C. CHARACTERISTICS** $T_A = 0^{\circ}\text{C}$ to +75°C, $V_{CC} = 5.0\text{V} \pm 5\%$ unless otherwise specified.

SYMBOL	PARAMETER	MAX. LIMIT	UNIT	TEST CONDITIONS
t.+	:	18	ns	
t.,	ADDRESS OR ENABLE TO	18	ns	
t	i OUTPUT DELAY	18	ns	
t	I 	18	ns	
C <sub>1N</sub> (1)	INPUT CAPACITANCE P8205	4(typ.)	pF	1 - 1 MHz, V <sub>CC</sub> = 0V
	C8209		pF	VBIAS = 2.0V, TA + 25°C


<sup>1.</sup> This parameter is periodically sampled and is not 100% tested

#### TYPICAL CHARACTERISTICS

## ADDRESS OR ENABLE TO OUTPUT DELAY VS. LOAD CAPACITANCE



## ADDRESS OR ENABLE TO OUTPUT DELAY VS. AMBIENT TEMPERATURE





# Schottky Bipolar 8214

#### PRIORITY INTERRUPT CONTROL UNIT

- Eight Priority Levels
- Current Status Register
- Priority Comparator


- Fully Expandable
- High Performance (50ns)
- 24-Pin Dual In-Line Package

The 8214 is an eight level priority interrupt control unit designed to simplify interrupt driven microcomputer systems.

The PICU can accept eight requesting levels; determine the highest priority, compare this priority to a software controlled current status register and issue an interrupt to the system along with vector information to identify the service routine.

The 8214 is fully expandable by the use of open collector interrupt output and vector information. Control signals are also provided to simplify this function.

The PICU is designed to support a wide variety of vectored interrupt structures and reduce package count in interrupt driven microcomputer systems.



#### INTERRUPTS IN MICROCOMPUTER SYSTEMS

Microcomputer system design requires that I/O devices such as keyboards, displays, sensors and other components receive servicing in an efficient method so that large amounts of the total systems tasks can be assumed by the microcomputer with little or no effect on throughput.


The most common method of servicing such devices is the Polled approach. This is where the processor must test each device in sequence and in effect "ask" each one if it needs servicing. It is easy to see that a large portion of the main program is looping through this continuence polling cycle and that such a method would have a serious, detrimental effect on system throughput thus limiting the tasks that could be assumed by the microcomputer and reducing the cost effectiveness of using such devices.

A more desireable method would be one that would allow the microprocessor to be executing its main program and only stop to service peripheral devices when it is told to do so by the device itself. In effect, the method would provide an external asynchronous input that would inform the processor that it should complete whatever instruction that is currently being executed and fetch a new routine that will service the requesting device. Once this servicing is complete however the processor would resume exactly where it left off.


This method is called Interrupt, it is easy to see that system throughput would drastically increase, and thus more tasks could be assumed by the microcomputer to further enhance its cost effectiveness.

The Priority Interrupt Control Unit (PICU) functions as an overall manager in an Interrupt-Driven system environment. It accepts requests from the peripheral equipment, determines which of the incoming requests is of the highest importance (priority), ascertains whether the incoming request has a higher priority value than the level currently being serviced and issues an Interrupt to the CPU based on this determination.

Each peripheral device or structure usually has a special program or "routine" that is associated with its specific functional or operational requirements; this is referred to as a "service routine". The PICU, after issuing an Interrupt to the CPU, must somehow input information into the CPU that can "point" the Program Counter to the service routine associated with the requesting device. The PICU encodes the requesting level into such information for use as a "vector" to the correct Interrupt Service Routine.



Polled Method



Interrupt Method

#### FUNCTIONAL DESCRIPTION

#### General

The 8214 is a device specifically designed for use in real time, interrupt driven, microcomputer systems. Basically it is an eight (8) level priority control unit that can accept eight different interrupt requests, determine which has the highest priority, compare that level to a software maintained current status register and issue an interrupt to the system based on this comparison along with vector information to indicate the location of the service routine.

#### Priority Encoder

The eight requests inputs, which are active low, come into the Priority Encoder. This circuit determines which request input is the most important (highest priority) as preassigned by the designer. (R7) is the highest priority input to the 8214 and (R0) is the lowest. The logic of the Priority Encoder is such that if two or more input levels arrive at the same time then the input having the highest priority will take presidence and a three bit output, corresponding to the active level (modulo 8) will be sent out. The Priority Encoder also contains a latch to store the request input. This latch is controlled by the Interrupt Disable Flip-flop so that once an interrupt has been issued by the 8214 the request latch is no longer open. (Note that the latch does not store inactive requests. In order for a request to be monitored by the 8214 it must remain present until it has been serviced.)


#### Current Status Register

In an interrupt driven microcomputer system it is important to not only prioritize incoming requests but to ascertain whether such a request is a higher priority than the interrupt currently being serviced.

The Current Status Register is a simple 4-bit latch that is treated as an addressable outport port by the microcomputer system. It is loaded when the ECS input goes low.

Maintenance of the Current Status Register is performed as a portion of the service routine. Basically, when an interrupt is issued to the system the programmer outputs a binary code (modulo 8) that is the compliment of the interrupt level. This value is stored in the Current Status Register and is compared to all further prioritized incoming requests by the Priority Comparator. In essence, a copy of the current interrupt level is written into the 8214 to be used as a reference for comparison. There is no restriction to this maintenance, other level values can be written into this register as references so that groups of interrupt requests may be disallowed under complete control of the programmer.

Note that the fourth bit in the register is  $\overline{SGS}$ . This input is part of the value written out by the programmer and performs a special function. The Priority Comparator will only issue an output that indicates the request level is greater than the Current Status Register. If both comparator inputs are equal to zero no output will be present. The  $\overline{SGS}$  input allows the programmer to, in effect, disable this comparison and allow the 8214 to issue an interrupt to the system that is based only on the logic of the priority encoder.



#### Control Signals

The 8214 also has several inputs that enable the designer to synchronize the interrupt issued to the microprocessor and to allow or disallow such an issuance. Also, signals are provided that permit simple expansion to other 8214s so that more than eight levels can be controlled.

#### INTE, CLK

The INTE (Interrupt Enable) input allows the designer to "shutoff" the interrupt system under control of external logic or possibly under software maintenance. A "zero" on this tine will not allow interrupts to be issued to the microcomputer system.

The CLK (Clock) input is actually the trigger that strobes the Interrupt Flip-Flop. It can be connected to one of the clocks of the microprocessor so that the interrupt issued meets the CPU set-up time specification. Note that due to the gating of the input to the Interrupt Flip-Flop the INT output will only be active for the time of a single clock period, so external latching may be required to hold this signal.

#### ELR, ETLG, ENGL

These three signals allow 8214s to be cascaded so that more than eight levels of interrupt requests can be controlled.

Basically, the ENLG output of one 8214 is connected to the ETLG input of the next and so on, with the first 8214 having its ETLG input pulled "high" and assigned the highest priority. When the ENLG output is "high" it indicates that there is no interrupt pending on that device and that interrupts can be monitored on the next lower priority 8214.

This "cascading" can be expanded almost indefinitely to accomodate even the largest of interrupt driven system architectures.

#### A0, A1, A2


In order to identify which device has interrupted the processor so that the service routine associated with it can be addressed, a pointer or "vector" must accompany the interrupt issued to the microcomputer system.

The  $\overline{A0}$ ,  $\overline{A1}$  and  $\overline{A2}$  outputs represent the complement of the active interrupt level (modulo 8). By using these signals to encode the special instruction, RST, the program counter of the microprocessor, can point to the location of the service routine. Note that these three outputs are gated by the ELR input and are open collector so that expansion is simplified.

#### ĪÑŦ

The  $\overline{\text{INT}}$  output of the 8214 is the signal that is issued to the microprocessor to initiate the interrupt sequence. As soon a  $\overline{\text{INT}}$  is active the INT DIS FF is set, inhibiting further requests from entering the Request Latch. Only the writing out of the current status information by strobing the  $\overline{\text{ECS}}$  input will clear the INT DIS FF and allow requests to enter the latch

Note that  $\overline{NT}$  is also open collector so that when cascaded to other 8214s an interrupt in any of the active devices will set all INT DIS FFs in the entire array.



#### **APPLICATIONS OF THE 8214**

#### 8 Level Controller (8080)

The most common of applications of the 8214 is that of an eight level priority structure for 8080 or 8008 microcomputer systems.

Shown in the figure below is a detailed logic schematic of a simple circuit that will accept eight input requests, maintain current status, issue the interrupt signal to the 8080 and encode the proper RST instruction to gate onto the data bus.

The eight requests are connected to the 8214 by the designer in whatever order of priority is to be preassigned. For example, eight keyboards could be monitored and each assigned a degree of importance (level of priority) so that faster processor attention or access can be assigned to the critical or time dependent tasks.

The inputs to the Current Status Register are connected to the Data Bus so that data can be written out into this "port".

An 8212 is used to encode the RST instruction and also to act as a 3-state gate to place the proper RST instruction when the 8080 Data Bus is in the input mode. Note that the INT signal from the 8214 is latched in the SR flip-flop of the 8212 so that proper timing is maintained. The 8212 is selected (enabled) when the INTA signal from the 8080 status latch and the DBIN from the 8080 are active, this assures that the RST instruction will be placed on the Data Bus at the proper time. Note that the INT output from the 8212 is inverted and pulled up before it is connected to the 8080. This is to generate an INT signal to the 8080 that has the correct polarity and meets the input voltage requirement (3.3V).


#### **Basic Operation**


When the initial interrupt request is presented to the 8214 it will issue an interrupt to the 8080 if the structure is enabled. The 8214 will encode the request into 3 bits (modulo 8) and output them to the 8212. After the acknowledgement of the interrupt has been issued by the 8080 the encoded RST instruction is gated onto the Data Bus by the 8212. The processor executes the instruction and points the program counter to the desired serviced routine. In this routine the programmer will probably save the status of the register array and flags within a series of PUSH instructions (4). Then a copy of the current interrupt level (modulo 8) can be "built" in the Accumulator and output to the Current Status Register of the 8214 for use as a comparison reference for all further incoming requests to the system.

This Vectored Eight Level Priority Interrupt Structure for 8080 microcomputer systems is a powerful yet flexible circuit that is high performance and has a minimal component count.

PAIORI		PST	1,	_Ds	. <u>~~</u> .	_04_ A1	A <sub>0</sub>	, 1	<u>01</u>	1
LOWEST	a	, ^	1 1	1	1	亍.	7	<del>- ,</del>	<del>-</del>	-
	. 1	. 6	II.	.,		1	0	1	1	177
1	2	, 5	1	. 1	· -	a	1	1	1	1
	. 3	. 4	1	1.	1	0		17	1	Ť
	٠.		П.	1	0	1	٠,	1	, 1	
. :	. 5	_ 2 ]		,	D	7	0	٠,	1.	~i 1
,	4	٠,	1	1	-0	0	1		7	٠, ١
HIGHEST	,	-9	1	1	` a '	ō	o	111	1	i
*AST 0 WI	LLI	VECTO	) Pi Pi	206	PAM	COL	NTE	R TE	100	ATIO
INPUT TO	AN	טויו ט	OKE	THE	SAN	IF A	THE	NE A	9 "0	Erci

CIZERO) AND INVOKE THE SAME ROUTINE AS "RESET" INPUT TO SOBO
THIS COULD RE INTIBLIZE THE SYSTEM BASED ON THE ROUTINE HAVOKED
IA CAUTION TO SYSTEM PROGRAMMERS.)





16 Level Controller

#### **APPLICATIONS OF THE 8214**

#### Cascading the 8214

When greater than eight levels of interrupts must be prioritized and serviced, the 8214 can be cascaded with other 8214s to support such an architecture.


On the previous page a simple circuit is shown that can control 16 levels of interrupt and is easily expandable to support up to 40 levels of interrupt by just cascading more 8214s.

As described previously, there are signals provided in the 8214 for cascading (ELR, ETLG, ENLG) and in effect the ENLG output of the first 8214 "ripples" down to the next and so on. The entire array of 8214s regardless of size, can be thought of as a single priority control unit, with the first having the highest priority and the next 8214 having a lower priority and so on.

In this application, the manner in which software handles the servicing of the interrupt will change. Since more than eight vectors must be generated a method other than the common RST instruction must be implemented. Basically, the priority control array must somehow modify the contents of the 8080 Program Counter so that it can point ("vector") to one of 16 (or how many levels are to be serviced) and fetch the proper service routine. A simple approach is to treat the priority control array as a single input port that can input a value into the Accumulator and use this value as an offset to modify the Program Counter (Indirect Jump).


An initial CALL is needed to invoke this Indirect Jump routine so the circuitry is configured to insert an RST 7 (FFh) for all interrupts, thus the Indirect Jump Routine starts at location (56d).

The Assembly Code for the flow chart is as follows:



(The execution time for the total routine is 35.5 microseconds based on an 8080 clock period of 500ns.)

Following is a basic flowchart of the priority array Indirect Jump routine. Note that the last step in the routine will vector the processor to fetch the proper service routine as dictated by the interrupting level.



		D <sub>7</sub>	Dş	06	D4	D۵	Dγ	D <sub>1</sub>	Og
	REQUEST (PR) PRIORITIES			Α,	Α1	Ā,	0	0	0
LOWEST	D	0	1	: 1	. 1	1	¢	0	a
!	7	D.	1	1	1	0	0	0	0
	żΠ		1	_1	D	1	0	D.	0
	3	0	1	1	Ò	ď	0	a	0
ļ	4 [	0	1	0	1	1	` ¢ ˈ	, <u>0</u>	· •
i	5	D.	1	Ö	. 1	_0_	0	Ď	0
į	6	D	1	0	0	1	Đ	a	0
i	7	0	_1_	0	0	. 0	Ç	D	0
	8	1	0	1	1	1	Ð	o	0
	9	1	, ō,	. 1		Q.	0	0	0
- !	10	1	0	1	0	_ 1	0	0	o
1	11	1	0	1	0	0	0	0	a
	12	1	0	o	<u>'</u>	<u></u>	Ð	0	0
	13	1	0	. 0	7	D	0	٥	0
+	14	i_	Q.	ü	0	. 1	a	0	0
HIGHEST	16	1	D	ď	0	. 0	٥	0	0

Shown in the figure above is a chart of the 16 different array values that are used to offset the Program Counter and vector to the proper service routine. These values are the ones that are loaded into the "L" register; the value loaded into the "H" register with an "immediate instruction" is used to identify the major area of memory where the service routines are stored, similar to a "course setting" and the value in the "L" register is used to identify a specific location, similar to a "fine setting".

Note that D0, D1, and D2 are always set to "zero", this provides the programmer eight (8) memory locations between the start of each service routine so that maintenance of the associated Current Status Register and a JUMP or CALL instruction can be implemented.

This method of interrupt control can be almost indefinitely expanded and provides the system designer with a powerful tool to enhance total system throughput.

#### **D.C. AND OPERATING CHARACTERISTICS**

#### ABSOLUTE MAXIMUM RATINGS\*

Temperature Under Bias	70°C
Storage Temperature	
All Output and Supply Voltages	
All Input Voltages	
Output Currents	00 mA

<sup>\*</sup>COMMENT: Stresses above those listed under "Absolute Maximum Rating" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or at any other condition above those indicated in the operational sections of this specifications is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability.

 $T_A = 0^{\circ}C \text{ to } +70^{\circ}C, V_{CC} = 5V \pm 5\%.$ 

Symbol	Paramet			Limits			
37111001	raramet	Br	Min.	Typ.[1]	Max.	Unit	Conditions
V <sub>C</sub>	Input Clamp Voltage (all	inputs)			-1.0	V	I <sub>C</sub> =-5mA
ļĖ	Input Forward Current:	ETLG input all other inputs		15 08	-0.5 -0.25	mA mA	V <sub>F</sub> =0.45V
l <sub>R</sub>	Input Reverse Current:	ETLG input all other inputs			80 40	μA μA	V <sub>H</sub> =5,25V
V <sub>IL</sub>	Input LOW Voltage:	all inputs	<u> </u>		0.8	٧	V <sub>CC</sub> =5.0V
V <sub>IH</sub>	Input HIGH Voltage:	all inputs	2.0		ļ <del>-</del>	v	V <sub>CC</sub> =5.0V
lcc	Power Supply Current		<u> </u>	90	130	: mA	See Note 2.
VoL	Output LOW Voltage:	all outputs		.3	.45	· v	1 <sub>OL</sub> = 15mA
VoH	Output HIGH Voltage:	ENLG output	2.4	3.0		V	I <sub>OH</sub> =-1mA
los	Short Circuit Output Cur	rent: ENLG output	-20	-35	-55	mA	V <sub>OS</sub> =0V, V <sub>CC</sub> =5.0V
ICEX	Output Leakage Current:	INT and $\overline{A_0} \cdot \overline{A_2}$			100	μА	V <sub>CEX</sub> =5.25V

#### NOTES:

Typical values are for T<sub>A</sub> = 25°C, V<sub>CC</sub> = 5.0V.
 B<sub>0</sub>·B<sub>2</sub>, SGS, CLK, R<sub>0</sub>·R<sub>4</sub> grounded, all other inputs and all outputs open.

## SCHOTTKY BIPOLAR 8214

## A.C. CHARACTERISTICS AND WAVEFORMS $T_A = 0^{\circ}C$ to +70°C, $V_{CC} = +5V \pm 5\%$

			Limits		_
Symbol	Parameter	Min.	Typ.[1]	Max.	Unit
t <sub>CY</sub>	CLK Cycle Time	80	50	<u> </u>	ns
tew	CLK, ECS, INT Pulse Width	25	15		ns
tiss	INTE Setup Time to CLK	16	12		ns
<sup>t</sup> ish	INTE Hold Time after CLK	20	10		ns
tercs[2]	ETLG Setup Time to CLK	25	12		ns
tetch[2]	ETLG Hold Time After CLK	20	10		ns
teccs[2]	ECS Setup Time to CLK	80	50	· · · · —	ns
tecch(3)	ECS Hold Time After CLK	0	i		ns
tecas[3]	ECS Setup Time to CLK	110	70		ns
t <sub>ECRH</sub> [3]	ECS Hold Time After CLK	0	1	ļ	
tecss[2]	ECS Setup Time to CLK	75	70	-	ns
t <sub>ECSH</sub> <sup>[2]</sup>	ECS Hold Time After CLK	0			ns
t <sub>DCS</sub> [2]	SGS and B <sub>0</sub> ·B <sub>2</sub> Setup Time to CLK	70	50		ns
t <sub>DCH</sub> [2]	SGS and B <sub>0</sub> ·B <sub>2</sub> Hold Time After CLK	0	<u> </u>		ns
t <sub>RCS</sub> [3]	R <sub>0</sub> -R <sub>7</sub> Setup Time to CLK	90	55		ns
t <sub>RCH</sub> [3]	R <sub>0</sub> -R <sub>7</sub> Hold Time After CLK	0			ns
tics	INT Setup Time to CLK	55	35		ns
tcı	CLK to INT Propagation Delay		15	25	ns
t <sub>RIS</sub> [4]	R <sub>0</sub> -R <sub>7</sub> Setup Time to INT	10	0		ns
triH[4]	R <sub>0</sub> -R <sub>7</sub> Hold Time After INT	35	20		ns
taa	R <sub>0</sub> ·R <sub>7</sub> to A <sub>0</sub> ·A <sub>2</sub> Propagation Delay		80	100	ns
†ELA	ELR to A <sub>0</sub> -A <sub>2</sub> Propagation Delay	•	40	: 55	ns
†ECA	ECS to A <sub>0</sub> ·A <sub>2</sub> Propagation Delay		100	120	ns
<sup>†</sup> ETA	ETLG to A <sub>0</sub> -A <sub>2</sub> Propagation Delay		35	70	ns
tDECS[4]	SGS and B <sub>0</sub> -B <sub>2</sub> Setup Time to ECS	15	10	<del>                                     </del>	ns
tDECH[4]	SGS and B <sub>0</sub> -B <sub>2</sub> Hold Time After ECS	15	10		ns
tREN	R <sub>0</sub> -R <sub>7</sub> to ENLG Propagation Delay		45	70	ns
1ETEN	ETLG to ENLG Propagation Delay		20	25	ns
†ECRN	ECS to ENLG Propagation Delay		85	90	ns
†ECSN	ECS to ENLG Propagation Delay		35	55	ns


#### CAPACITANCE (5)

			Limits		
Symbol	Parameter	Min.	Тур.[1]	Max	Unit
C <sub>IN</sub>	Input Capacitance		5	10	pF
COUT	Output Capacitance		7	12	pF

TEST CONDITIONS:  $V_{BIAS} = 2.5 \text{ V}$ ,  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25 ^{\circ}\text{C}$ , f = 1 MHz

NOTE 5. This parameter is periodically sampled and not 100% tested.

#### **WAVEFORMS**



#### NOTES:

- (1) Typical values are for  $T_A = 25^{\circ} C_{\odot} V_{CC} = 5.0 V_{\odot}$
- (2) Required for proper operation if ISE is enabled during next clock bulse.
- (3) These times are not required for proper operation but for desired change in interrupt flip-flop.
- (4) Required for new request or status to be properly loaded.


#### **TEST CONDITIONS:**

Input pulse amplitude: 2.5 volts.

Input rise and fall times: 5 ns between 1 and 2 volts.

Output loading of 15 mA and 30 pf.

Speed measurements taken at the 1.5V levels.





## Schottky Bipolar 8216/8226


## 4 BIT PARALLEL BIDIRECTIONAL BUS DRIVER

- Data Bus Buffer Driver for 8080 CPU
- Low Input Load Current ,25 mA Maximum
- High Output Drive Capability for Driving System Data Bus
- 3.65V Output High Voltage for Direct Interface to 8080 CPU
- Three State Outputs
- Reduces System Package Count

The 8216/8226 is a 4-bit bi-directional bus driver/receiver.

All inputs are low power TTL compatible. For driving MOS, the DO outputs provide a high 3.65V  $V_{OH}$ , and for high capacitance terminated bus structures, the D8 outputs provide a high 50mA  $I_{OL}$  capability.

A non-inverting (8216) and an inverting (8226) are available to meet a wide variety of applications for buffering in micro-computer systems.



#### **FUNCTIONAL DESCRIPTION**

Microprocessors like the 8080 are MOS devices and are generally capable of driving a single TTL load. The same is true for MOS memory devices. While this type of drive is sufficient in small systems with few components, quite often it is necessary to buffer the microprocessor and memories when adding components or expanding to a multi-board system.

The 8216/8226 is a four bit bi-directional bus driver specifically designed to buffer microcomputer system components.

#### Bi-Directional Driver


Each buffered line of the four bit driver consists of two separate buffers that are tri-state in nature to achieve direct bus interface and bi-directional capability. On one side of the driver the output of one buffer and the input of another are tied together (DB), this side is used to interface to the system side components such as memories, I/O, etc., because its interface is direct TTL compatible and it has high drive (50mA). On the other side of the driver the inputs and outputs are separated to provide maximum flexibility. Of course, they can be tied together so that the driver can be used to buffer a true bi-directional bus such as the 8080 Data Bus. The DO outputs on this side of the driver have a special high voltage output drive capability (3.65V) so that direct interface to the 8080 and 8008 CPUs is achieved with an adequate amount of noise immunity (350mV worst case).

#### Control Gating DIEN, CS


The  $\overline{CS}$  input is actually a device select. When it is "high" the output drivers are all forced to their high-impedance state. When it is at "zero" the device is selected (enabled) and the direction of the data flow is determined by the  $\overline{DIEN}$  input.

The DIEN input controls the direction of data flow (see Figure 1) for complete truth table. This direction control is accomplished by forcing one of the pair of buffers into its high impedance state and allowing the other to transmit its data. A simple two gate circuit is used for this function.

The 8216/8226 is a device that will reduce component count in microcomputer systems and at the same time enhance noise immunity to assure reliable, high performance operation.



(a) 8216



(b) 8226

DIEN	C\$	· ·
0	0	DI - DB
1	ū.	08 - 00
0	1	HIGH IMPEDANCE
. 1	1	: Luida imienaide

Figure 1. 8216/8226 Logic Diagrams

#### APPLICATIONS OF 8216/8226

#### 8080 Data Bus Buffer

The 8080 CPU Data Bus is capable of driving a single TTL load and is more than adequate for small, single board systems. When expanding such a system to more than one board to increase I/O or Memory size, it is necessary to provide a buffer. The 8216/8226 is a device that is exactly fitted to this application.

Shown in Figure 2 are a pair of 8216/8226 connected directly to the 8080 Data Bus and associated control signals. The buffer is bi-directional in nature and serves to isolate the CPU data bus.

On the system side, the DB lines interface with standard semiconductor I/O and Memory components and are completely TTL compatible. The DB lines also provide a high drive capability (50mA) so that an extremely large system can be driven along with possible bus termination networks.

On the 8080 side the DI and DO lines are tied together and are directly connected to the 8080 Data Bus for bi-directional operation. The DO outputs of the 8216/8226 have a high voltage output capability of 3.65 volts which allows direct connection to the 8080 whose minimum input voltage is 3.3 volts. It also gives a very adequate noise margin of 350mV (worst case).

The DIEN inputs to 8216/8226 is connected directly to the 8080. DIEN is tied to DBIN so that proper bus flow is maintained, and CS is tied to BUSEN so that the system side Data Bus will be 3-stated when a Hold request has been acknowledged during a DMA activity.

#### Memory and I/O Interface to a Bi-directional Bus

In large microcomputer systems it is often necessary to provide Memory and I/O with their own buffers and at the same time maintain a direct, common interface to a bi-directional Data Bus. The 8216/8226 has separated data in and data out lines on one side and a common bi-directional set on the other to accompodate such a function.

Shown in Figure 3 is an example of how the 8216/8226 is used in this type of application.

The interface to Memory is simple and direct. The memories used are typically Intel® 8102, 8102A, 8101 or 8107B-4 and have separate data inputs and outputs. The DI and DO lines of the 8216/8226 tie to them directly and under control of the MEMR signal, which is connected to the DIEN input, an interface to the bi-directional Data Bus is maintained.

The interface to I/O is similar to Memory. The I/O devices used are typically Intel® 8255s, and can be used for both input and output ports. The I/O R signal is connected directly to the DIEN input so that proper data flow from the I/O device to the Data Bus is maintained.

The 8216/8226 can be used in a wide variety of other buffering functions in microcomputer systems such as Address Bus Drivers, Drivers to peripheral devices such as printers, and as Drivers for long length cables to other peripherals or systems.




Figure 2, 8080 Data Bus Buffer.




Figure 3. Memory and I/O Interface to a Bi-Directional Bus.

#### D.C. AND OPERATING CHARACTERISTICS

#### **ABSOLUTE MAXIMUM RATINGS\***

Temperature Under Bias	0°C to 70°C
Storage Temperature	-65°C to +150°C
All Output and Supply Voltages	0.5V to +7V
All Input Voltages	1.0V to +5.5V
Output Currents	125 mA


<sup>\*</sup>COMMENT: Stresses above those listed under "Absolute Maximum Rating" may cause permanant damage to the device. This is a stress rating only and functional operation of the device at these or at any other condition above those indicated in the operational sections of this specification is not implied.

 $T_A = 0^{\circ}C$  to +70°C, $V_{CC}$ =+5V±5%

F1 F2				Limits			
Symbol	Parameter		Min.	Тур.	Max.	Unit	Conditions
l <sub>F1</sub>	Input Load Current DIE	N, CS		-0.15	5	mA	V <sub>F</sub> = 0.45
I <sub>F2</sub>	Input Load Current All (	Other Inputs		-0.08	25	mA	V <sub>F</sub> = 0.45
I <sub>R1</sub>	Input Leakage Current D	IEN, CS			20	μΑ	V <sub>R</sub> = 5.25V
I <sub>R2</sub>	Input Leakage Current D	II Inputs		_	10	μА	V <sub>R</sub> = 5.25V
V <sub>C</sub>	Input Forward Voltage (	Clamp			-1	. V	I <sub>C</sub> = -5mA
VIL	Input "Low" Voltage				.95	V	
V <sub>IH</sub>	Input "High" Voltage		2.0	-		v	
llol	Output Leakage Current (3-State)	DO DB	1		20 100	μА	V <sub>O</sub> = 0.45V/5,25V
	P C	8216		95	130	mΑ	
lcc	Power Supply Current	8226		85	120	mА	
V <sub>OL1</sub>	Output "Low" Voltage			0.3	.45	٧	DO Outputs I <sub>OL</sub> =15mA DB Outputs I <sub>OL</sub> =25mA
··-	0.4.4//// \( / - / - / - / - / - / - / - / - / - /	8216		0.5	.6	V	D8 Outputs I <sub>OL</sub> =55mA
V <sub>OL2</sub>	Output "Low" Voltage	8226		0.5	.6	v	DB Outputs I <sub>OL</sub> =50mA
V <sub>OH1</sub>	Output "High" Voltage	,	3.65	4.0	<u> </u>	V	DO Outputs I <sub>OH</sub> = -1mA
V <sub>OH2</sub>	Output "High" Voltage	_	2.4	3.0		V	DB Outputs I <sub>OH</sub> = -10mA
los	Output Short Circuit Cu	rrent	-15 -30	-35 -75	-65 -120	mA mA	DO Outputs V <sub>O</sub> ≅0V, DB Outputs V <sub>CC</sub> =5.0V

NOTE: Typical values are for TA = 25°C, VCC = 5.0V.

#### **WAVEFORMS**



#### A.C. CHARACTERISTICS

 $T_A = 0^{\circ}C$  to +70°C,  $V_{CC} = +5V \pm 5\%$ 

		'	Limits		]	ļ				
Symbol	Parameter	Min.	Typ.[1]	Max.	Unit	Conditions				
T <sub>PD1</sub>	Input to Output Delay DO Ou	itputs	15	25	п\$	C <sub>L</sub> =30pF, R <sub>1</sub> =300Ω R <sub>2</sub> =600Ω				
T <sub>PD2</sub>	Input to Output Delay DB Ou	itputs		•	•					
	8216		20	30	ពទ	! C <sub>L</sub> =300pF, R <sub>1</sub> =90Ω				
	8226		16	25	ns	$R_2 = 180\Omega$				
T <sub>E</sub>	Output Enable Time				i	1				
	8216		45	65	ns	(Note 2)				
	8226		35	54	пѕ	(Note 3)				
T <sub>D</sub>	Output Disable Time		20	35	ns	(Note 4)				


#### **TEST CONDITIONS:**

Input pulse amplitude of 2.5V.

Input rise and fall times of 5 ns between 1 and 2 volts.

Output loading is 5 mA and 10 pF.

Speed measurements are made at 1,5 volt levels.



#### Capacitance<sup>[5]</sup>

			Limits		
Symbol	Paramete <del>r</del>	Min.	Typ.[1]	Max.	Unit
C <sub>IN</sub>	Input Capacitance		4	8	рF
C <sub>OUT1</sub>	Output Capacitance	İ	6	10	рF
C <sub>OUT2</sub>	Output Capacitance		13	18	pF


TEST CONDITIONS:  $V_{BIAS} = 2.5V$ ,  $V_{CC} = 5.0V$ ,  $T_A = 25^{\circ}C$ , f = 1 MHz.

NOTES

- 1. Typical values are for TA = 25°C, VCC = 5.0%.
- 2. DO Outputs,  $C_L = 30pF$ ,  $R_1 = 300/10$  K $\Omega$ ,  $R_2 = 180/1K\Omega$ ; DB Outputs,  $C_L = 300pF$ ,  $R_1 = 90/10$  K $\Omega$ ,  $R_2 = 180/1$  K $\Omega$ .
- 3. DO Outputs,  $C_L = 30$ pF,  $R_1 = 300/10$  K $\Omega$ .  $R_2 = 600/1$ K; DB Outputs,  $C_L = 300$ pF,  $R_1 = 90/10$  K $\Omega$ .  $R_2 = 180/1$  K $\Omega$ .
- 4. DO Outputs, C<sub>L</sub> = 5pF, R<sub>1</sub> = 300/10 KΩ, R<sub>2</sub> = 600/1 KΩ; DB Outputs, C<sub>L</sub> = 5pF, R<sub>1</sub> = 90/10 KΩ, R<sub>2</sub> = 180/1 KΩ.
- 5. This parameter is periodically sampled and not 100% tested.

Microcomputer Systems

## Coming Soon





## Silicon Gate MOS 8253

#### PROGRAMMABLE INTERVAL TIMER


 3 Independent 16-Bit Counters

The state of the s

- DC to 3 MHz
- Programmable Counter Modes
- MOS 8255 ITERVAL TIMER • Count Binary or BCD
- Single +5V Supply
- 24 Pin Dual-in-line Package

The 8253 is a programmable counter/timer chip designed for use as an 8080 (or 8008) peripheral. It uses nMOS technology with a single +5V supply and is packaged in a 24-pin plastic DIP.

It is organized as three independent 16-bit counters, each with a count rate from 0Hz to 3MHz. All modes of operation are software programmable by the 8080.



## 8253 PRELIMINARY FUNCTIONAL DESCRIPTION

In Microcomputer-based systems the most common interface is to a mechanical device such as a printer head or stepper motor. All such devices have inherent delays that must be accounted for if accurate and reliable performance is to be achieved. The systems software allows for such delays by programmed timing loops. This type of programming requires significant overhead and maintenance of multiple loops gets extremely complicated.


The 8253 Programmable Interval Timer is a single chip solution to system timing problems. In essence, it is a group of three 16-bit counters that are independent in nature but driven commonly as I/O peripheral ports. Instead of setting up timing loops in the system software, the programmer configures the 8253 to match his requirements. The programmer initializes one of the three counters of the 8253 with the quantity and mode desired then, upon command, the 8253 will count out the delay and interrupt the microcomputer when it has finished its task. It is easy to see that the software overhead is minimal and that multiple delays can be easily maintained by assigned interrupt levels to different counters. Other functions that are non-delay in nature and require counters can also be implemented with the 8253.

- · Programmable Baud Rate Generator
- Event Counter
- Binary Rate Multiplier
- Real Time Clock


#### System Interface

The 8253 is a component of the MCS-80 system and interfaces in the same manner as all other peripherals of the family. It is treated by the systems software as an array of 1/O ports; three are counters and the fourth is a control register for programming. The OUT lines of each counter would normally be tied to the interrupt request inputs of the 8259.

The 8253 represents a significant improvement for solving one of the most common problems in system design and reducing software overhead,



8253 Block Diagram.



8253 System Interface.




## Silicon Gate MOS 8257

#### PROGRAMMABLE DMA CONTROLLER

- Four Channel DMA Controller
- Priority DMA Request Logic
- Channel Inhibit Logic
- Terminal and Modulo 256/128 Outputs
- Auto Load Mode
- Single TTL Clock (Ø2/TTL)
- Single +5V Supply
- Expandable
- 40 Pin Dual-in-Line Package

The 8257 is a Direct Memory Access (DMA) Chip which has four channels for use in 8080 microcomputer systems. Its primary function is to generate, upon a peripheral request, a sequential memory address which will allow the peripheral to access or deposit data directly from or to memory. It uses the Hold feature of the 8080 to acquire the system bus. It also keeps count of the number of DMA cycles for each channel and notifies the peripheral when a programmable terminal count has been reached. Other features that it has are two mode priority logic to resolve the request among the four channels, programmable channel inhibit logic, an early write pulse option, a modulo 256/128 Mark output for sectored data transfers, an automatic load mode, a terminal count status register, and control signal timing generation during DMA cycles. There are three types of DMA cycles: Read DMA Cycle, Write DMA Cycle and Verify DMA Cycle.

The 8257 is a 40-pin, N-channel MOS chip which uses a single +5V supply and the  $\phi$ 2 (TTL) clock of the 8080 system. It is designed to work in conjunction with a single 8212 8-bit, three-state latch chip. Multiple DMA chips can be used to expand the number of channels with the aid of the 8214 Priority Interrupt Chip.



#### 8257 PRELIMINARY FUNCTIONAL DESCRIPTION

The transfer of data between a mass storage device such as a floppy disk or mag cassette and system RAM memory is often limited by the speed of the microprocessor. Removing the processor during such a transfer and letting an auxillary device manage the transfer in a more efficient manner would greatly improve the speed and make mass storage devices more attractive, even to the small system designer.


The transfer technique is called DMA (Direct Memory Access); in essence the CPU is idled so that it no longer has control of the system bus and a DMA controller takes over to manage the transfer.

The 8257 Programmable DMA Controller is a single chip, four channel device that can efficiently manage DMA activities. Each channel is assigned a priority level so that if multi-DMA activities are required each mass storage device can be serviced, based on its importance in the system. In


operation, a request is made from a peripheral device for access to the system bus. After its priority is accepted a HOLD command is ussued to the CPU, the CPU issues a HLDA and that DMA channel has complete control of the system bus. Transfers can be made in blocks, suspending the processors operation during the entire transfer or, the transfer can be made a few bytes at a time, hidden in the execution states of each instruction cycle, (cycle-stealing).

The modes and priority resolving are maintained by the system software as well as initializing each channel as to the starting address and length of transfer.

The system interface is similar to the other peripherals of the MCS-80 but an additional 8212 is necessary to control the entire address bus. A special control signal BUSEN is connected directly to the 8228 so that the data bus and control bus will be released at the proper time.



#### System Interface 8257,





## Silicon Gate MOS 8259

#### PROGRAMMABLE INTERRUPT CONTROLLER

- Eight Level Priority Controller
- Expandable to 64 Levels
- Programmable Interrupt Modes (Algorithms)
- Individual Request Mask Capability
- Single +5V Supply (No Clocks)
- 28 Pin Dual-in-Line Package

The 8259 handles up to eight vectored priority interrupts for the 8080A CPU. It is cascadable for up to 64 vectored priority interrupts, without additional circuitry. It will be packaged in a 28-pin plastic DIP, uses nMOS technology and requires a single +5V supply. Circuitry is static, requiring no clock input.

The 8259 is designed to minimize the software and real time overhead in handling multi-level priority interrupts. It has several modes, permitting optimization for a variety of system requirements.


## PIN CONFIGURATION **BLOCK DIAGRAM** DATA BUS BUFFEA IR 1 REQUEST 8259 72 INTERAUPT REQUESTS IR 3 WRITE MASK -- 184 REGISTER - IR 5 IR 6 25 CASA CAS 1 CONTROL INTERNAL BUS

# 8259 PRELIMINARY FUNCTIONAL DESCRIPTION


In microcomputer systems, the rate at which a peripheral device or devices can be serviced determines the total amount of system tasks that can be assigned to the control of the microprocessor. The higher the throughput the more jobs the microcomputer can do and the more cost effective it becomes. Interrupts have long been accepted as a key to improving system throughput by servicing a peripheral device only when the device has requested it to do so. Efficient managing of the interrupt requests to the CPU will have a significant effect on the overall cost effectiveness of the microcomputer system.

The 8259 Programmable Interrupt Controller is a single-chip device that can manage eight levels of requests and has built-in features for expandability to other 8259s (up to 64 levels). It is programmed by the systems software as an I/O peripheral. A selection of priority algorithms is available to the programmer so that the manner in which the requests are processed by the 8259 can be configured to match his system requirements. The priority assignments and algorithms can be changed or reconfigured dynamically at any time during the main program. This means that the complete interrupt structure can be defined as required, based on the total system environment.

The system interface is the same as other peripheral devices in the MCS-80. A special input is provided ( $\overline{SP}$ ) to program the 8259 as a slave or master device when expanding to more than eight levels. Basically the master accepts INT inputs from the slaves and issues a composite request to the 8080A; when it receives the  $\overline{INTA}$  from the 8228 it puts the first byte on the CALL on the bus. On subsequent  $\overline{INTA}$ s the interrupting slave puts out the address of the vector.



8259 System Interface.




Cascading the 8259 22 Level Controller (Expandable to 64 levels).

# CHAPTER 6 PACKAGING INFORMATION


	Intel Product Number	P	andar ackage Type	-	Number Of Pins	Comments
	8224	С	D	Р	16	
CPU GROUP	8228	C	D	Р	28	
GROOF	8080A	Ç			40	Including 8080A-1, 8080A-2 and M8080A
	8702A	С			24	
ļ	8708/4	C			24	
ROMs -	8302	С		Р	24	
	83 <b>08</b>	С		P	24	
L	8316A	С	D	P	24	
ſ	8101-2	С	D	Р	22	
	8111-2	С	D	Р	18	
	8102-2	С	Ð	Ρ	16	
RAMs -	8102A-4	С	D	Ρ	16	
UMINI ]	8107B-4	С	D	P	22	
	5101	С	D	Р	22	
	8210		D	P	18	
L	8222		D		22	New Product
ſ	8212		D	P	24	
1/0 -	8255	Ç			40	
L	8251	С	D	Р	28	
ſ	8205	С	D	P	16	
RIPHERAL -	8214	С	D	P	24	
Į	8216/26		D	P	16	
00141110	8253				24	Coming Soon
COMING SOON	8257				40	Coming Soon
300.1	8259				28	Coming Soon

C = Ceramic D = Cerdip P = Plastic


#### 16-LEAD CERAMIC DUAL IN-LINE PACKAGE (C)




#### 16-LEAD CerDIP DUAL IN-LINE PACKAGE (D)




16-LEAD PLASTIC DUAL IN-LINE PACKAGE (P)




18-LEAD CERAMIC DUAL IN-LINE PACKAGE (C)




18-LEAD CerDIP DUAL IN-LINE PACKAGE (D)




18-LEAD PLASTIC DUAL IN-LINE PACKAGE (P)





22-LEAD CERAMIC DUAL IN-LINE PACKAGE (C)





#### 22-LEAD PLASTIC DUAL IN-LINE PACKAGE (P)












28-LEAD CERAMIC DUAL IN-LINE PACKAGE (C)

#### 40-LEAD CERAMIC DUAL IN-LINE PACKAGE (C)





3065 Bowers Avenue Sante Clara, California 95051 Tel (408) 245-7501 TWX 950-338-0025 TELEX 34-6372

#### SALES AND MARKETING OFFICES

#### U.S. AND CANADIAN SALES OFFICES

ALABAMA Barnhill and Associates 7644 Horseshoe Trail Huntsville 35802 Tell (205) 883-9394

ARIZONA ANJONA State Engineering Inc 7155 E Thomas Road, No. 6 Scottsdate 65252 "6- (602) 945-5781 TWX, 810-950-1288

CALIFORNIA ntel Corp." 990 € Arques Ava Suite 112 Sunnyvale 94086 Tel |408| 738-3970 TWX 910-339-9279

Mac-I P O Box 1420 Cupertino 95014 Tel: (408) 257-9880 Earle Associates, Inc 4433 Convoy Street Suite A San Diego 921\*1 Tel (714) 278-5441 TWX 910-335-1585 Intel Corp.\*
1651 East 4th Street 1651 E881 NO 5114-Suite 228 Santa Ana 92701 Tal | [714] 835-9642 TWX 910-595-1114

Intel Corp. 12075 East 45th Avenue Suite 310 Denver 80239 Tel: (303) 373:4920 TWX: 910-932-0322

F1.0 RIDA Pi-Orios Intel Corp. 1090 NE 27th Terrace Pomoaro Beach 33062 7e- (305) 781-7450 TWX, 510-956-9407

EUROPEAN MARKETING OFFICES BELGIUM
Hite International
Rue du Moutin a Papier
51-Boile 1
8-1150 Brussels
7ai 1023 650 30 10
TELEX: 24814

FLORIDA (comp.)
Intel Corp.
5151 Adangon Street, Suite 200-3.
Chando 32804
Tel: (305) 528-2393
TWX: 810-853-9219

FLORIDA (cont.)

AWD ICWA Technical Representatives, Inc. 1703 Hillside Crive Cedar Repids Tel. (349) 395-5652

KANSAS Technical Representatives, Inc 601 Clairborna Otathe 56061 Tel 1813) 762-1177 TWX, 810-749-5412

MARYLAND Barnhill and Associates 57 West Timpnium Road 7 mpnium 21093 Ter (301) 252-7742 6" 1501) 252-142 Intel Corp." 57 West Timonium Road 50-16-307 1monium 21093 161 1301) 252-7742 TWX 710-232-1807

MASSACHUSETS Datcom 55 Youdy Street Wallham 02154 "et (617) 891-4600 "ELEX: 92-3462 ele Corp.\* :87 Billerica Road Suite 14A Cheimsford 01824 Tel (817) 881-1136 TWX 710-343-6333

FRANCE
-rel Corporation, S.A.R.L.\*
14. Rule O'Artuel
Sid 223
24528 Rungis Cedax
Tel. (01) 887-22-21
TELEX, 270475

DEMONE KONG
OF ISE East Ltd
OF ISE East Ltd
Tax Yan Commercial Bidg 6th Noor
30-32 D'Agoular Street, Central
Hong Kong
Tel 5-280314
TELEX: 83138 JADE HX

Or Fintronic AB harja BrkBlu 2C. SF 00520

SF 00520 Hersinki 52 Tel 1901 654 451 TELEX 12426

FRANCE
Leke ec Autronic
Une das Bruyeres
Rue Carle Varnet
32312 Sevres
Tel. (11027 75.35)
TELEX 250997

ermyn Gmen Postfach 1146 C 6277 Kambero Tel (06434) 6005 TeleX 484426

GERMANY
Affred Neye Englachnik GmbH
Sond erstrasse 14
D-2085 Quickborn-Hamburg
Tell (04108) 6121
TELEX 02 13590

Fectivalia 2000 Vertriebs GmbH Neumarketer Strasse 75 D-3000 Muenchen 60 Yer 1089) 434061 YELEX 484426

GERMANY

MICHIGAN AICHIGAN Intel Corp 725 South Adams Road Suite 288 Birmingham 48011 Tel 1313 642-7018 TWX 910-420-1212 TELEX 2 31143

MINHESOTA microsoft intel Corp 675 Southgale Office Plaze 5001 West 80th Street 9.00mington 55437 Tel 16121 835-6722 TWX 910-576-2857

MISSOURI Technesentstres, Inc. Trade Center Bidg 300 Brookes Drive Suite 108 Hazelwood 53042 Tel: (314) 731-5200 TWX, 910-752-0518

NEW JEASEY Intel Corp. 2 Kilmer Aged Edison 08817 Tel: (201) 985-9100 TWX 710-480-6238

NEW YORK NEW TORK Intel Corp 6901 Jericho Turneika Syosaet 11791 Tal (516) 364-9860 TVX: 510-221-2198 Intel Corp. 474 Thurston Road Rochester, N.Y. 14819 Tel. (718) 328-7340 TWX: 519-253-3841 T-Squared 3522 James Sweet 5yracuse 13206 Tel. (315, 483-8592 TWX 710-541-0554

SCANDINAVIA oversinet/le Intel Scandinevia A/S\* cyngbyve 32 2nd Floor SK-2100 Copenhagen Esst Conmark GK-2\*\*00 Copenhegen Ess Cenmark Tel :011 18 20 00 TELEX. 19567 Intel Sweden A8\*\* Box 86 S-15212 Valungby 1 Sweden Tel :08) 37 53 75 TELEX 13\*54 'ABCENT)

TAIWAN
Taiwan Automation Cg \*
8th Floor \*40 Section 1
Chung Histo E Road
Taipei
Tel: 383-11\*5
TELEX: 11942 TA:AUTO

HONG KONG ASTED IMIGHTS FOR Floor Reyslone House and Floor House And For How oon Tel. 3-687750 TELEX. 74899 ASCOM

SRAEL rsmet Telsys Ltd 54, Jecotinsky Poad IL-Ramat - Gan 52 464 Yel II3) 73 98 65 TELFX 12392 East-onics Ltd 11 Hozanis Street P.O. Box 39300 Tel-Aviv Tel 47515\* TELEX 33638

ITALY ITALY Electa 35 5 P A Viale Elveta 18 20154 Milan Tel (02, J493¢A1 TELEX 3923¢ Fladra 35 S P A Via Giuseppe valmarana, 63 00139 Rome italy Tel: 1061 61 27 290 - 81 27 324

HEW YORK (cont.) MEW YORR (cont.)
7-Squared
540 Craig Road
20 Box W
P-fistord 14534
Ten (718) 381-2551
falex 97-8289

TELEX 97-8299
-Tel Corp.
15 Market Street
-Poughkepsie New York 12601
-Tel . 1914 473-2303
-TWX: 519-248-0060 MORTH CAROLINA Barnhill and Associates \$13 Plateau Lane Paleigh 27609 Tel: (919) 876-5617

ОНЮ OHIO
- 16 Cosp 1
5312 North Main Street
Dayton 45455
Tel: (513) 890-5350
"64EX: 288-004 rtel Corp.\* 27801 Euclid Ave. 5uta 450 Euclid 44132 Tel. (216) 269-0101

PENNSYLVANIA carmact FA NIA cantage Sales Company 21 Bele Avenue Cala Cynwyd 19004 Tal 12151 567-0990 TAX 510-862-5646 inter Corp." Suite 328A Blue Bels 19422 "el [2:5] 542-9444 TWX: 510-663-0709

ENGLAND
-tel Corporation (U.K.) Ltd, \*
Broadfeld House
1 Selikesh Towns Road
Cowley, Oxford CX4 QNB
-tel: (0885) 77 14 31
\*\*SLEX\*\* 637203

net Corporation (U.K.) Ltd. 45-50 Beam Street Vantwich, Chasching CW5 SUJ Tel (0270) 52 55 60 TELEX: 35820

Bernnilf and Associates 208 Chickasew Drive Johnson City 37603 Tel (615) 928-0184

TENNESSEE

TEXAS Evans & McDowell Associate 13777 N. Central Expressway Suite 405 Dallas 75231 Tel. (214) 238-7157 TWX. 910-807-4753 FWAL \$10-807-4765 Evans & McDowell Associates 6810 Marwin Avenue, Suite 125 Apuston 77036 Tot (713) 783-2900 Intel Corp.\*
6350 t.B.J. Freeway
Suite 178
Dalles 75240
Tel: 1214| 661-8829
TWX: \$10-660-5487

ViRGINIA Bernhill and Associates P.O. Box 1104 Lynchburg 24505 Tel. (804) 646-4524

WASHINGTON E.S./Chase Co. P.O. Box 80903 Septite 96108 Tel: (206) 762-4824

CANADA Mutilek, Inc 4 Barren Street Ottawa, Ontario K2J 1G2 Tel: (613) 625-4695 TELEX 053-4565

DE MANNET INTERPRETATION OF THE PROPERTY OF THE PROPERTY OF THE PROPERTY OF THE PROPERTY OF THE PROPERTY OF THE PROPERTY OF THE PROPERTY OF THE PROPERTY OF THE PROPERTY OF THE PROPERTY OF THE PROPERTY OF THE PROPERTY OF T rntal Semiconductor GmbH D-8272 Niedernnausen Wiesenweg 26 Tel. (06127) 2314 TELEX: 04186163 Intel Semi-conductor GmbH D-7000 Sturtgert 80 Ernsthaldenstrase 17 Tel: (0711) 7351506 TELEX 7255346

TAIWAN (cont.) Asignics-Taiwan, Inc. 205 Pa-Ten Road, Section 4 Taipei Tei 75 55 62 TSLEX 22158 Aseonica

JAPAN Pan Electron No. 1 Higashikata-Machi 1/ doi-Ku Yokohama 226 Fel (045) 471-8811 TELEX 781-4773

NETHERLAND& netherLands heldo Nederland heldonic han Muyanenes 22 ht. 1005 Amsterdam for 1020| 934824 folial Heldonic

NORWAY Nordisk Elektronik (Norge) A/S 17. stads Ver 1 5. Oslo 2 14. 1021 55 38 93 "ELEX 16963

CCEM 16963
SOUTH AFRICA
Electronic Building Elements
PD Box 4609
Prepris
Fel 78 92 21
TELEX 30181

SPAIN
Tierlade
Fonda General Mitte #7
6-Bercelone 17
761 1937 203-53-30
YELEX 52838

SWEDEN Nordisk Electronik AB Fack S-10360 Slockholm 7 Tel. (DB) 248340 TELEX. 10547

SWITZERLAND Industrate AG Gemaenatrasse 2 Posicheck 86 - 21190 CH-8021 Zurich Tel: (011 80 22 30 TELEX: 58788 TELEX: 58788
UNITED KINBOOM
Papid Recarl Ltd.
1115 Batterion Street
Drury Lang
Lordon WC2H 9BS
Tel (01) 379-6741
TELEX: 28752 G E C. Semiconductors Ltd G E C. Semiconduct East Lane Wempley HAG 7PP Middleyex Tel (01) 904-9303 TELEX, 923429 Jermyn Industries
Bestry Savenoaks Hoad
Sevenoaks Kent
Tel (10732) 51174
TELEX: 95143
• Fleid Application Location

#### INTERNATIONAL DISTRIBUTORS FINLAND

DRIENT MARKETING OFFICES

OMIEM MARKETING OFF JAPAN "Intel Japan Corporation" Flower Hill-Shirmachi East Bidgi 1-23-9, Shormachi Setagoyeriu Tokyo 154 Tel (03) 446-9281 TELEX 781-28426

AtiSTRALIA A .v. Ferguson (Ade aide) PTY 1:13 44 Prospect Rd Prospect 5082 Frespect 5082 South Australia Tel 269 1244 TELEX 82635

DENMARK Seandinavian Semicopolitics (Supply Ar/S) Supply Ar/S Narnasquate 18 DK-2200 Codembrater 5 Tel: 1011 93 50 90 TELEX: 1903/

AUSTRIA
Bacher Elektronische Gergreichter
Meidunger Haubistrasse 78
A 1120 Vienna
T 102221 83 63 96
T 20027 4011 532

BELGIUM Inero Bergium S.A. Avenue Val Duchesse, 3 B.1160 Brusse 5 Tel. 1921 660 00 12 (ELEX. 25441



3065 Bowers Avenue Santa Clara, California 95051 Tel: (408) 246-7501 TWX 910-338-0026 TELEX 34-6372

#### AI ARAMA

Hamilton/Avnet Electronics 805 Oser Drive NW Hamisville 35905 Tel: (205) 533-1170

#### ARIZONA

Cramer/Anzons 2643 East University Orive Phoenis 85034 Tel (802) 263-1112 Hamilton/Avnet Electronics 2615 Speth 21st Street Phoenia 85034 Tel: (602) 275-7851 Liberty/Arizona 3130 N. 27th Avenue Phoenix 85107 Phoenix 85107 Tel: (802) 257-1272 TELEX: 910-961-426

#### CALIFORNIA

Hemiton/Avnet Electronics 575 E. Middlelleld Road Mountain View 94040 Tel: 1415) 981-7000 Hamiton/Avnet Electronics 8917 Complex Drive San Diego 92123 Tet: 1714) 279-2421 Hamilton Electro Sales 10912 W. Washington Boulevard Culver City 90230 Tel: (213) 558-2121 Tel (2187-356-212) TCramer/San Francisco 720 Palomer Avenus Sunnyvale 94086 Tel: (408) 739-3011 1Cramer/Los Angeles 1720 Daimler Streat Sylvine 92705 Tel: (714) 979-3000 Cramer/San Diego 8975 Complex Orive San Diego 92123 Tel: (714) 585-1881

Liberty Electronics 124 Maryland Street El Segundo 90245 Tel. (213) 322-8100 Tel. (714) 638-7601 TWX 910-346-7140

Liberty/San Diego 8248 Mercury Cour San Diego 92111 Tel: (714) 565-9171 TELEX 910-335-15

Elmar Electronics 2286 Charleston Road Mountain View 94040 Tel: (415) 961-3611 TELEX 910-379-6437

Cramer/Denver 5465 E. Evans Pi, at Hedson Denver 80222 Tel: (303) 758-2100

Elmar/Denver Elmar/Denver 6777 E. 50th Avenue Commerce City 60022 Tel: (303) 287-9811 TWX. 910-936-0770

FMamilton/Avnet Electronica 5921 No. Broadway Denver 80215 Tel: [303] 594-1212

#### CONNECTION

Cramer/Connecticut 35 Dodge Avenue North Haven 06473 Tel: 12031 239-5841 Components Plus 361 W. Siete Westport 08680 Tet: (203) 226-4731 Hamilton/Avnet Electronics 643 Danbury Road Georgetown 05829 Ter. (203) 762-0361

#### FLORIDA

Cramer/E.W Hollywood 4035 No. 29th Avenue Hollywood 33020 Tel: (305) 923-8181 Hamilton/Avnet Electronics 4020 No. 29th Ave Hokywood 33021 Tel: (305) 925-5401 I Cramer/EW Orlando 345 No. Graham Ave. Orlando 32814 Tel. (305) 894-1511

#### U.S. AND CANADIAN DISTRIBUTORS

#### GEORGIA

Cramer/EW Atlanta 3923 Oakciill Industria: Center Atlanta 30340 Tei: (404) 448-9050 Hamilton/Aynet Electronics 6700 | 65, Access Road Suite 28 Norcross 30071 Tel: (404) 448-0800

#### IL LINOIS

\*Cramer/Chicego 1911 So Busse Rd. 511 Prospect 60056 Tel. (312) 593-8230 Hamilton/Avnet Electronica 3901 No. 25th Ave. Schiller Park 60176 Tel. (312) 678-6310

#### INDIANA

Pigneer/Indians 6408 Castreplace Drive Indianapolis 46250 Tel: (317) 547-7777 Sheridan Sales Co. 3790 Purdue Road Indianapolis 46258 7el. (317) 297-3146

#### KANSAS

Hamilton/Avnet Electronics 37 Lenexe Industrial Center 9900 Pitumin Road Lenexa 66215 Tel: [813] 888-8900

#### MARYLAND

Cramer/EW Baitimore 7235 Standard Drive Hanover 21078 Tel. (301) 796-5790 Ter. jaury 780-3790 16021 Industrial Drive Gaithersburg 20760 Tel. (301) 948-0110 FHamilton/Avest Electronics 7235 Standard Orive Hanover 21076 Tel. (301) 798-5000

#### MASSACHUSETTS

\*Cramer Electronics :-c 85 Wells Avenue Newton 02159 Te: (617) 968-7700 Hamilton/Avnet Electronics 100 E. Commerce Way Woburn 01801 Tel: [617] 273-2120

#### MICHIGAN

Sheridan Sates Co 24543 Indoplex Drive Farmington Hitls 48024 Tel: (313) 477-3800 Pioneer/Michigan 13485 Stamford Livenia 48150 Tel. (313) 729-8500 Hiamilton/Avinet Electronics 12870 Farmington Road Livenia 48150 Tel. (1313) 322-4700 TWX. 810-242-8775

#### MINNESOTA

Hindustrias Components 5280 West 74th Street Minneapolis 55435 Tev. [512] 831-2556 Cramer/Bonn 7275 Bush Lake Road Edina 55435 Tel: (812) 835-7811 Hamilton/Avnet Electronics 7683 Washington Avenue So. Edina 55435 Tal. [612] 941-3801

#### MISSOURI

Hamilton/Avner Electronica 334 Brookes Lane Pazerwood 63042 Tel: (314) 731-1144

#### NEW JERSEY

Cramer/Pennsylvania ind 12 Springdale Road Cherry Hill Industrial Senter Cherry Hill 08003 Tel: (609) 424-5993 TWX: 710-896-0908 Components Plus 310 Aprilogd Avenue Hackensack 0766° Tel: 1201; 487-0565

#### NEW JERSEY (cont.)

Heamilton/Avnet Electronica 218 Little Falls Road Ceder Grove 07009 Tel. (201) 238-0800 TWX. 710-984-5787 Gramer/New Jersey No. 1 Barrett Avenut Mognachia 07074 Tel. (201) 935-5600 Tel. (201) 935-9600 Hamilton/Avnet Electronics 113 Gaither Drive East Gate Industrial Park Vit Laurel 08057 Tal. (609) 234-2133 TWX: 710-897-1405

#### NEW MEXICO

Hamilton/Avnet Electronics 2450 Baylor Orive, S.E. Albuquarque 87119 Tel: (505) 765-1500 Cramer/New Mexico 137 Vermont, N.E. Aibuquerque 87108 Tel: (505) 265-5767

## NEW YORK Cramer/Rochester 3000 Winton Road South Rochester 14623 Tel: (718) 275-0300

Components Plus 40 Oser Avenus Hesppauge 11787 Tel: (516) 231-8200 1 Hamilton/Avnet Electronics 187 Clay Road Rochester 14623 Tel: (718) 442-7820 \*Cramer/Syracuse 6716 Joy Road East Syracuse 13057 Tal. (315) 437-8671 Hamilton/Avnet Electronics 6500 Joy Road E. Syracuse 13057 Tel: 1315| 437-2542 Cramer/Long laland 29 Osar Avenue Hauppauge, L.J. 11787 Tel (516) 231-5600 TWX: 510-227-9983 Hamilton/Avnet Electronics /0 State Street Westbury, L.J. 11590 Tel: [518] 333-5800 TWX: \$10-222-8237

#### NORTH CAROLINA

Gramer Electronics 938 Burke Streat Winston-Salem 27102 Tel (919) 725-8711

#### оню

Hamilton/Avnet Electronics 118 Weslpark Road Daylon 45459 Tel (513) 433-0610 TWX 810-450-2531 Prigneer/Deyton 1900 Troy Street Daylon 45404 Tel: 1513) 236-9900 Sherdan Sales Co. Tu Knoncrest Drive Cincinnett 45222 Tel: [513] 761-5432 TWX: 810-461-2670 Pionear/Claveland 4800 E. 131st Street Claveland 44105 Ter. (216) 587-3600 h-Hamilton/Avnet Electronics 761 Berg Drive Cleveland 44143 Te 1216] 481-1400 Speridan Salas Co. 23224 Commerce Park Road Beachwood 44122 Tel. (216) 831-0130 Sheridan Sales Co Shilon Building, Suite 250 5045 North Main Street Daylon 45405 Tel: (513) 277-8911

#### OKLAHOMA

Components Specialities, Inc. 7920 E. 40th Street 7...Isa 74145 Fel. 1918| 664-2820

# OREGON Almac/Stroum Electronics 4475 S.W. Scholls Ferry Ro Portland 97225 Tel. (503) 292-3534

PENNSYLVANIA Sheridan Sales Co 1717 Penn Avanue, Suite 5009 Pilispurgh 15221 Tel: /4121 244-1640 Pioneer Pittsburgh 550 Aipna Drive Pittsburgh 15238 Tei (412) 782-2300

TEXAS Cramer Electronics 13740 Midwey Road Dahas 75240 Teir (214) 681-9300 Hamiton/Aynet Electronics 4445 Sigma Road Oalles 75240 Tel. (214) 661-8561 \*Mamilton/Avnet Electron-cs 1216 W. Clay Houston 77019 Tel. (713) 525-4661 Component Specialities Inc. 10907 Shady Trail, Suite 101 Dallas 75220 Tel: (214) 357-4576 Component Specialities, Inc. 7313 Ashcroft Street Houston 77036 Tel: (713) 771-7237

## UTAH

Cramery Ulah 391 W. 2500 South Salt Lake City 84115 Te- 1801 | 487-4131 Hamilton/Avnet Electronics 647 W Bilinis Roso Sait Lake City 84119 Tel: (801) 262-8451

#### WASHINGTON

Pham Iron/Ayner Electron as 13407 Normrup Way Believus 93005 Tel. 2061 746-8750 1A mac/Stroum Electronics 5811 5:xth Ave. South Seattle 98108 Tei: (206) 763-2300 Cramer / Seattle 1059 Andover Park East Tukwi a 98188 Tel: (206) 575-0907

#### CANADA

#### ALBERTA

A Varah L1d 4742 14th Street N.E. Caigary T2E 8LT -1742 401 Street N. Caigary T2E 6LT Tol. 1403/ 276-8818 Telex. 13 825 89 77

#### BRITISH COLUMBIA

onitish COLUMBIA il A Varan Ltd. 2077 Alberta Street Vancouver VSY 104 Te: 1504: 873-3211 TWX 615-929-1068 Te:ex: 04 53167

ONTARIO Cramer: Gunada 930 Ainess Avenue (Lr.7 No. 9 Cownsview Toronto 392 M3J 2<sup>-17</sup> Ter 1416: 661-9222 TWX 610-492-6210 Haminton/Aveni Electroni tv 5291-15 Corman Abab Mississauga L4V 1H2 Teri 1416, 677-7432 TWX 610-459-8867 mamilion/Avnet Flectron os (735 Courtwood Crest Chawa 42C 284 Tell-613(255-1700 TWX 610 562-1906

OUESEC (Hamilton/Avine) Electronics (670 Paulus) 51 Laurent H4S 1/G2 Terlis 14, 331-6443 Twix (810-421-3731

#### MANITOBA

LA Varah alig 153 Corbell Orive Winnibeg R2Y 1V4 Tr. - 2041 889-9607

#### MDS Centers

#### INSTRUCTION SET

#### Summary of Processor Instructions

re register to register re register to memory re memory to register re immediate register re immediate memory re memory rement register rement register rement memory liegister to A register to A with carry stract register from A horrow Cregister with A clusive Or register with A of memory to A	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	1 1 1 0 0 0 0 0 0 0 0 0 0 0 0	0.0.0.0.00.0.0.0.0.0.	0.0-0.00.00.00.	0000000000000	S S I	S S	5 0000000000000000000000000000000000000		AZ ANZ RP AM APE RPD	Return an zera Return an no zero Return an positive Return an minus Return an parity evan	1 1 1 1 1	1 1 1 1	0 G 1 1	0 0 1	1 0 0	0 0	0 C 0	0	5/11 5/11
re register to memory e-memory to register e-memorate register e-memorate register e-memorate register e-memorate register e-memorate register e-memorate register e-memorate rement e-memory of register to A utilities to A with carry offect register from A hournow to register with A clusive Q register with A clusive Q register with A manar register with A offective with A offective with A offective with A offective with A offective with A offective with A offective with A offective with A offective with A	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	1 0 0 0 0 0 0 0 0 0 0		- m - q - 11 q 12	0.0000000000	S   1   1   1   1   1   1   1   1   1	5		: : : : :	ANZ AP AM APE	Return an no zero Return an positive Return an minus	1 1	1	Ğ 1 1	0 1 1	ā O	Ö	Ç	0	
e-memory to register re-immediate register re-immediate memory re-immediate memory rement register rement register rement remony 1 register to A 1 register to A with carry ricact register from A 1 pour register register 10 register with A 1 resister with A 1 mare register with A 2 of memory to A 3 in memory to A 4 in memory to A 4 in memory to A 5 in memory to A 6 in memory to	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	100000000000000000000000000000000000000	D. 11. 1811. 1 1811.	- 0 - 1: 0	000000000	1				RP RM RPE	Return an positive Return an minus	1	i	1	1	0	ō	0	_	2711
re immembre register verimmembre register verimmembre register rement register rement register verimmembre rement veriment veriment memory. I degister to A with carry stract register from A hiparrew rement A consister with A register with A register with A register with A degister with A degister with A degister with A degister with A of memory to A with carry to A with carry to A with carry	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	900000000000000000000000000000000000000		. 0 - 11 0 12	00000000	1	9	0.000		AM APE	Réturn an minis	1		1	1					
re-immediate memory rement register common register common register common rement rement in memory. I register to A with carry street register from A hoursey of register with A resister of the register with A resister of the register with A manage register with A of memory to A with carry to A of memory to A of memory to A with carry	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0		9	5 5 5 5	1	9					- ;		•				0	0	5/13 5/13
re-immediate memory rement register common register common register common rement rement in memory. I register to A with carry street register from A hoursey of register with A resister of the register with A resister of the register with A manage register with A of memory to A with carry to A of memory to A of memory to A with carry	0 0 0 1 1	3 7 1 2 1 2 2 3 3		9	D 5		9										ā	0	a	5/14
rement register rement register rement register rement with register to A with carry stract register from A interest register from A interest register from A in barrow or register with A register with A register with A register with A and rement to A in memory to A with carry to A with carry to A in memory to A in memory to A in memory to A with carry	0 5 1	5 5 5 5 5		9	D 5 0		9	1			Return on parity odd		i	i	0	Ó	ū	ū	a	5:10
rement memory rement memory I register to A if register to A with carry risect register from A h borrow I register with A register with A register with A orgister with A	5	9			5.0		1	:		951	Fiestare	i	i	۵	A	A	u I	1	1	5:11 11
rement memory intentified to A with certy itrect register to A itregister to A with certy itrect register from A h borrow to register with A clusive Of register with A crossive with A maner register with A of memory to A it memory to A it memory to A it memory to A it memory to A	5	9		1 5 7	ž		:	:	- 1	IN	Input	i	i.	2	1	1	ò	i	i	'0
I register to A with carry register to A with carry react register from A hoursest register from A hoursest Of register with A register with A register with A or maner register with A or memory to A or memory to A with carry to Memory to A with carry		9		5	_					กมห	Outpu;	i.	i	Ğ	i	ď	0	÷	1	-0
I register to A with carry citact register from A h borrow cregister from A cregister with A register with A register with A orgister with Carry		9	200	5	0	-	- 9		:	LXIB	Load immediate register	ď	ď	0	Ó	Û	Û	Ġ	i	٠,0
offact register from A horrow to register with A register with A register with A register with A mention to A memory to A t memory to A t memory to A with carey		9	1	7		5	3	2	3	C D	Pair B & C		u	٧	v	u	u	u		-0
ilfact ragister from A n borrow n borrow register with A register with A register with A make register with A of the borrow to A the more to A the more to A the more to A the more to A the more to A		9	3			Ş	5	-	÷	LXIO	Load immediate register	g	a	c	1	a	а	a	1	10
h barrow  I register with A  I usive Or register with A  register with A  "pare register with A  5 memory to A  1 memory to A with carry					9	S	ę	2	<u>.</u>	2111 3	Par D & E	9	v			u	u	٧		IU
Cregister with A crusive Or register with A register with A mare register with A or memory to A I memory to A with carry					•	2	2	ŝ	÷	LX) H	Load immediate register	g	0	1	a	c	G.	a	1	10
clusive Or register with A register with A moare register with A or memory to A 1 memory to A with carry											Pair H & t				-	-	•	•		
register with A mpare register with A o memory to A 1 memory 10 A with carry		Ü		0	0	5	5	1	÷	LXISP	Load immediate stack pointer	0	2	1	1	a	a	O-	1	10
rpare register with A o memory to A 1 memory 10 A with carry	. 1	0		0	1	S	5	5	± .	PUSH B	Push register Pair B & C no	ĭ	ĩ	à	ò	ď	ĭ	Š	i	11
o memory to A I memory to A with carry		Û		- 1	П	5	5	5	÷		stack	•	-	-	•	-	•	•	•	
1 memory 10 A with carry		0			1	5	S	7	± .	PUSH D	Push register Pair D & E on	- 1	1	c	1	a	1	đ	1	11
	-	0	1	2	Π	1	1	6			stack			٠		•	'	0		• • • • • • • • • • • • • • • • • • • •
tract memory from A	1	0	1	0	1	1	- 1	0	?	PUSH H	Push register Pair H & L pn	1	1	1	0	0	1	0	1	11
	1	η	7	1	0	1	- 7	9	-		stack			'	9	U	'	u		- 11
iract memory from A	- 1	U	-:	- 1	1	1	1	9		PUSH PSW	Push A and Flags	1	1	1	1	а	1	٥	1	11
p puttam											OD SCACK					۰				- ''
1 memory with A	1	ŋ		J	0	1		=		POP B	Pop register pair 8 S. C. of I	- 1	1	a	ŋ	0	٥	۵	1	10
Cusive Or memory with A	- 1	0		0	1	1	- !	0			stack			U	9	u	u	u		10
memory with A	1	0		1	0	1	1	7		POP D	Pup register pair D & E off	1	1	0	1	ŋ	0	۵	1	10
A drive yromem steam	1	0	-	- 1	1	- 1	- 1	ξ.			slac*			v		9	v	u		••
immédiate la A	1	1	-	3	0	- 1				POPH	Pap register pair H & L aff	- 1	1	1	0	0	۵	а	1	10
d immediate to A with	- 1	- 1	- 1	3	1	- 1		-5	-		STACK	•		•	•	۰	•	٠		-0
rγ										POP PSW	Pup A and Flags	- 1	1	1	1	a	q	0	1	10
iract immediate from A	- 1	- 1			:	- 1	- 1	,	-		off stage						•			
tract immediate from A	- 1		-	. !	!	- 1		:		STA	Store A direct	0	0	1	1	ŋ	0	1	a	13
r pottem									ĺ	1 BA	Coad A direct	å	Š		1	í	ō	i	ŝ	13
d immediate with A	- 1			2	G	- 1		5	-	×CHG	Exchange D & E. H & L	ī	ī	1	ń	1	ě	t	i	4
liusive Dr. mmediare with	- 1		-	7	- 1			- 1			Aeq-sters				-		-			•
										XTHL	Exchange top of stack, H.S.L.				3	0	0	i	1	18
mmediate with A	- 1	•		•	3	- 1		5		SPHL	4 & Liro stack pointer		1	1	1	i	å	ò	1	5
ndare immediate with A					- 1			1		PCHL	a & Lia pragram counter	- 1	1		0	1	-	ō	1	5
tate A lelf	:	÷			2			:	- i	DADB	Adm 8 8 C to H & L	-	D	0	ā	1	Š	ò	1	10
tate A right	9	2		- :	1			•	:	DADD	Add D & E to H R L	2	Ď	0	i.	i	ā	5	i	10
late A Hit through carry	2		7.	•	0			•	٠ ;	OAD H	Add H & L to H & L	ò	ū	-	c	1	ō	Ď	i	10
tate A right through	0	9	- :		ı			•	:	DAD SP	Addistack pointer to H & L	Ö	Ö	1	ĭ	i	5	D	i	10
'¥										STAXB	Store 4 indirect	ő	Ď	Ď	ō	D	ō	1	Ď	7
ab nacauqitidasi		•	- 5	0	0	0	•		15	STAX D	Store A indirect	Ö	'n	Ď	ĭ	ū	D	ï	n	;
no on carry	1			1	!	Ð	١	1		LDAXB	Load A indirect	D	ñ	n	0	1	Ď	i	n	,
P DO 10 (arry	1	1	7	-	0	0		1	- :	LDAX 0	Loso A indirect	Ď	п	n	ĭ	i	ō	i	n	Ţ
ng un Zera	1	1	:	D	1	D	,	1		INXB	Increment B & C registers	D	ñ	n	0	'n	п	i	1	5
ng an no tero	1	1	-	2	D		•	1.	19	INX 0	Increment 0 & Exegisters	Ö	п	n	ì	n	å	i	i	5
no on positive	1	1		- 1	0	0	- 1	2	13	INXH	Increment # & L registers	0	0	1	Ö	ū	0	i	i	5
ng on minus	1	1		•	١	0	١	2	10	IN X SP	increment stack pointer	0	n	i		n	0	i	;	
ng an garity ever	1	1		0	1	0	1	9	15	DCX B	Decrement B & C	0	a	,	Ö	1	n	i	ì	5
np on parity odd	1	1		9	0	0	1	0	10	DCXD	Decrement D & E	0	n	n	1	,	0	,	1	5
Lunconditional		1	- :	a	1	1	ŋ			DCXH		-	•	-			•			5
	1	1	•	:	,	1	Ó	9					•		U				1	5
l on carry	1	1	5	1	0	1	0	Ð									ų		-	5
l an carry	1	1	- 1	9	1	1	ŋ	-	;						ų,	0	,	1	,	4
	1	1		0	0	1	0	9	0.07				-		,	•	,		1	4
I an no carry	1	1		÷	Ò	1	9	ō	,				•					,	1	4
lianino carry Lionizero	1	1		1	ī	i	ő	Ď								•				-
l an no carry I on zero I ún no zero	i	1	!	Ď	i	i		Ď	,				•		-	_	_		_	16
l an no carry I on zero I on no zero I an posnive	•	1	1	ā	٥	i		-					•				_			16
l anno carry I on zero I on no zero I on positive I an minus		1	-					Ĭ.												4
l anno carry I on zero I on no zero I an posnive I an minus I on parity even	i	1	ó	1	i	Ö	ū	D												4
I an no carry I on sero I on no sero I an positive I an positive I on parity eyen I on parity eyen I on parity add	1	1	-							101	uno obsistian	u	u	u	ш	ш	U	Ų	U	4
	rry Loarry Loero Strive Hus rity even	1   1   1   1   1   1   1   1   1   1	rry 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	1   1   1   1   1   1   1   1   1   1		1   1   1   1   1   1   1   1   1   1		rry 1 1 1 1 1 1 1 0 0 1 0 0 1 1 0 0 1 1 0 0 1 0 0 1 0 0 1 0 0 1 0 0 1 0 0 1 0 0 1 0 0 1 0 0 1 0 0 1 0 0 1 0 0 1 0 0 1 0 0 1 0 0 1 0 0 1 0 0 1 0 0 1 0 0 1 0 0 1 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 0 1 0 0 0 0 1 0 0 0 0 1 0	1		Try				1   1   1   1   1   0   0   0   1   1	1   1   1   1   1   0   0   1   1   0   0		1   1   1   1   0   0   1   1   0   0		

NOTES: 1. DDD or SSS - 000 B - 001 C - 010 D - 011 E - 100 H - 101 L - 110 Memory - 111 A.

<sup>2.</sup> Two possible cycle times, (5/11) indicate instruction cycles dependent on condition flags.

#### **INSTRUCTION SET**

#### Summary of Processor Instructions By Alphabetical Order

<b>L</b> eman nic	O espription		٥,	Dg	0	5 0	4	03	Đ,	D <sub>1</sub>	G,	Clecki2	M					Instru	وبزعد	Code	[1]				
CI	****		_	_	_		_						Manage	Concréption	0	7	D	05	0.	٥	3 D;	, (	1,	D <sub>O</sub>	Cyr
561	Add immediate to A with party		I	1	0	0		1	1	1	0	7	MVIN	Move immediate memory			n		_	_				_	
OC M	Add memory to A with the	w 1	1	a	D	0			1				MVII	Move immeduate register	ŭ		0	·	Ö	0	- !	- 1			10
DC -	Add register to A with carry			ń	n	0		1			٥	1	MOV N. «	Move register to memory	1		1	1	1	n		1			1
OD M	Add memory to A	1		D	a	0		Ď	S	8	\$	4	MOV1, N	Move memory to repetter	a		i	Ď	ò	D	\$	S			7
00 r	Add register to A	,		3	n	ň		и П	1	D S	1	7	MOV (1/2	Mous rayister to register	ă		i	В	ņ	D.	S	!			7
DI .	Add immedate to A	1		í	ı	0		0	5	1	S	1	40P	NO-ODERESION	n		ń	Ó	đ	0	2	S		-	5
NA M	And memory with A	i		Ď	1	0		á	1	,	D	,	ORA M	Gr mannery with A	ī		n	1	1	n	-	0	-		4
NA r	And register worth A	i		n	i	0		o O	3	-	0	7	ORAr	Or regular with A	i		ā	i.	i	0	1	1	4	- '	7
MI	And retropplests with A			i	1	ā		n	ì	5	Š	•	ORE	Or immeduate each A	1		ĭ	i	i	ů	\$	s			4
ALL.	Cell unconditional	1		1	ā	a		1	;	1	0	7	QUT	Output			i	'n	÷	Ď.	1	1	- (		7
	Call on carry	1		Ė	ā	1		,		D	-	17	PCHL	Н & L то реофия соция ж	1		i	,	'n	1	ď	1			10
4	Call on minus			1	ĭ	- 1				0	•	11/17	POP B	Pap (spetar care 6 & Coll	1		i	'n	Ď	á	0	•	1		5
ia.	Complement A	D		Ġ.	i	'n			:	1	0	11/17	1 .	stack			•	•		•	U	Q	1		10
AC.	Complement carry	ō		D	i	ĭ			i	1	1	4	POPB	Popregister over 0 & Eaff	ı		1	a	1	в					
4P M	Compare memory with A	1		ā	i.	1			i	Ţ		4	1	TTACK				•		U	0	0	- 1	1	1Q
tPr -	Compare requiper with A	- 1		n	1	i.	,		5		D	?	POPH	Pop register past H & L off	1			1	D	0					
i¢.	Cell on no carry	1		ī	à	- ;	Ċ		3 1	5	\$	4		Hack			•	•		۰	٥	Ð	1	,	l ()
Z	Call on no yero	1		1	Ď	ė			1	0	0	11/17	POP PSW	Pop A and Flags	- 1		1	1	ı	0					
	Call on poptive	i		i	ĭ	1	0		1	Di A	0	11/17	1 -	OH HECK					•	u	o	٥	1	1	D
E	Call on party even	1		i i	i	'n	1		:	0	D	11/17	PUSH B	Push regetter Page B & C on			,	0	0	0					
I	Compare Immediate with A	1		i	i	1	i			-	Ð	11/17		Maçk	-			•	v	ų	٠.	0	1	1	1
0	Call on parity odd			i	i.	à	,		1 •	!	Ū	7	PUSH D	Push register Par D & Epop	- 1		1	ß	1	D					
	Call on zero	i i		i	i	n	1		-	D-	0	11/17		stack					•	U	1.	٥	1	1	ı
A	Decumpl adjust A	à		B	1		1		1	0	0	11/17	PUSH H	Push register Pair H & E on	- 1		1	1	a	а		_			
D: B	AM B & C to H & L	ň		ı,	'n	0	ŭ			1	1	4		stack	-				u	U	•	D-	1	11	1
a n	Add D & E to H & L	D		0	'n	1		(		P	1	10	PUSH PSW	Push A and Flags	1			1	1	0		_			
DH	Add H & L to H & L	ą.		Ď	1		1			0	1	10	ł	on stack	•		•		'	U	1	0	1	- 11	1
D SP	Add stack pointer to H & L	ď		П	1	0	1			۵	1	10	RAL	Rotate A left through carry	a	ſ		o	1	۵					
A MA	Detrement memory	ů					- !			D	1	FØ	RAR	Rottlid & right through	Ď	è		-	1	1	'	- 1	1	- 4	
R r	Cacrament register	П	ì			0	0			0	ı	10	1	CHTY	•	٠	,	u	1	,	T	1	1	4	
X B	Decrement B & C	ď	ì	•	n	_	D			0	1	5	RC .	Return on carry	1			0	1						
(0	Decrement D & E	0	è			D	1	0		,	1	5	RET	Return	•	,			í	1	0	0	0		/11
CH	Decrement M & L	0		_	0	1	٠,	٥		1	1	5	ALC.	Rotate A left	'n			_	u n	1	0	D	1	I	1
5P	Decrement stack pointer	a			1	0	1	D			1	5	RM	Return on migus	1	,			1	0	1	1	1	4	
	Dembis Interrupt	1		•	1	!	1	0		1	1	5	RMC	Return on no carry	,	- :		•		!	0	0	€	5/	
	Enable Interruprs	- ;	- 1		1	1	0	0		t	1	4	RNZ	Return an no zero	- :	- :	,	-	1	٥	٥	D	q	5/	
	Heir	'n	,		1	1	- 1	0		•	1	4	A P	Petern on pasting	i.				0	0	0	0	0	5/	
	Input	1	1				đ	1		1 .	Đ	7	RPE	fleturn on painty even	- ;	i			1	٥	D-	0	0	5/1	11
M	Increment memory		ò		٥	1	- 1	0	-		1	10	RPO .	Return on parity and	1	- 1			9	I	0	0	a	5/1	
	Increment register	0	ū		-	1	P			•	0	10	RAC	Potate A right	'n	- 0	1		0	q	D	D	0	5/1	11
	Increment 8 & C registers	3	D.		D	D	D	- 1	- 0	)	D	5	AST	Amart	ı	1			0	•	1	1		4	
	Increased D & € registers	a a	Ú	•	0	0·	0	0	1		1	5	RZ	Artura on zero	i		-		A	A	1	1	1	1 #	
н	Increment H & Lingisters	B	0			1	0	a	- 1		1	5	SHE M	Subtract memory lygin A	i	, D	0		D	1	ū	D	0	5/1	n
SP	Increment stack pointer	0	u n			0	ð	0	- 1	- 1	!	5		with borrow	'	U	Q		1	1	,	1	0	7	
	Jump on carry	1	U	1	•	!	ð	D	1	1	1	5	SBB r	Subtract requiter from A											
	Jump on minut	- 1			1	1	1	0	- 1	(	3	10		map polices		а	0		1	,	5	\$	\$	4	
	Jump encondenang	•	- !			1	,	0	- 1	C	)	10	SBI	Subtract immediate from A	_										
	Jump on no carry		- 1		1	0	Q	Û	1	1		10		with barrow	1	,	-0	- 1	ı	1	1	1	0	7	
	Jump on no tern	!	†	0	•	1	٥	D	1	6	1	10	SHLD	Sipre H & L dwarr	_										
	Jump on postive	!	1	0	,	0	û	a	,	Q	1	18	SPHL	H & L to stack pointer	Ů.	a	1	¢	)	D	0	1	0	16	
	Jump on parity even	ŗ	- 1	- 1		1	D.	0	1	0	1	10	STA	Store A direct	1	1	1	-	ı	1	0	0	1	5	
	himb on beauth under	!	'	1		Ģ	1	D	1	đ		10	STAX B	Store A indirect	0	D	1	1		۵	0	1	0	13	
	jnulia deu sena	1	- 1	1		0·	0	0	- 1	0		10	STAX D	Store A indirect	0	0	۵	0	ı	Ū	Û	1	Ū.	7	
	Load A direct	,	1	0		0	1	а		Q		10	STC	Set parry	0	۵	D	- 1		0	0	1	ú	7	
	Land A indurect	0	0	- 1		1	1	0	- 1	Û		13	SUB M		0	D	1	1	- 1	Ď	1	1	1	4	
	Load A indirect	0	0	0		0	1	0	1	a		i l	SUBr	Subtreet memory from A	1	D	0	- 1	- 1	0	I	1	0	,	
	.Ded A moirect .Ded H & L dwact	0	0	٥		1	ı	0	- 1	0		,	SUI	Subtract register from A	1	0	Q	- 1	- 1	9	2	S	ş	4	
,		0	۵	- 1		0	1	D	1	0		16	XCHG	Subtract immediate from A	- 1	•	D	- 1	4		1	1	ā	i	
	.cod immediate register Na 8 & C	Û	D	a		0	đ	D	0	1		10	Aunu	Ezohanga D& E. H& L	1	ľ	1	0				1	1	4	
													XRA M	Regetters									-	-	
	.02d immediate register	0	ø	D		1	D.	D	D	,		10	XHA M	Exclusive Or memory with A	1	0	3	O	1	1	1	1	а	7	
	air D & E								-	,		*		Exclusive Or register with A	1	D	r	0				s	Š	4	
-	oad immediate register	ð.	Ð	1		Q	0	0	0	1		10 f	XFI	Exclusive Or maneousla with	1	ī	- 1	ű				1	0	,	
	De H & C							•	٠	'			No.	A				-	•					•	
- L	oed immediate mack pointer	0·	0	1			٥	0	a	1			XTHL	Exchange top of steek, H & L	1		- 1	n	0		a		1		
																								18	

NOTES: 1. DDD or SSS = 000 B = 001 C = 010 D = 011E = 100 H = 101 L = 110 Memory = 111 A.

2. Two possible cycle times, (5/11) indicate instruction cycles dependent on condition flags.