# 74LVC1G79

# Single D-type flip-flop; positive-edge trigger Rev. 07 — 29 August 2007

**Product data sheet** 

#### **General description** 1.

The 74LVC1G79 provides a single positive-edge triggered D-type flip-flop.

Information on the data input is transferred to the Q-output on the LOW-to-HIGH transition of the clock pulse. The D-input must be stable one set-up time prior to the LOW-to-HIGH clock transition for predictable operation.

Inputs can be driven from either 3.3 V or 5 V devices. This feature allows the use of this device in a mixed 3.3 V and 5 V environment.

This device is fully specified for partial power-down applications using I<sub>OFF</sub>. The I<sub>OFF</sub> circuitry disables the output, preventing the damaging backflow current through the device when it is powered down.

#### **Features** 2.

- Wide supply voltage range from 1.65 V to 5.5 V
- High noise immunity
- Complies with JEDEC standard:
  - ◆ JESD8-7 (1.65 V to 1.95 V)
  - ◆ JESD8-5 (2.3 V to 2.7 V)
  - ◆ JESD8B/JESD36 (2.7 V to 3.6 V)
- $\pm$ 24 mA output drive (V<sub>CC</sub> = 3.0 V)
- CMOS low power consumption
- Latch-up performance exceeds 250 mA
- Direct interface with TTL levels
- Inputs accept voltages up to 5 V
- Multiple package options
- ESD protection:
  - HBM JESD22-A114E exceeds 2000 V
  - MM JESD22-A115-A exceeds 200 V
- Specified from -40 °C to +125 °C



#### Single D-type flip-flop; positive-edge trigger

# 3. Ordering information

Table 1. Ordering information


Type number	Package						
	Temperature range	Name	Description	Version			
74LVC1G79GW	–40 °C to +125 °C	TSSOP5	plastic thin shrink small outline package; 5 leads; body width 1.25 mm	SOT353-1			
74LVC1G79GV	–40 °C to +125 °C	SC-74A	plastic surface-mounted package; 5 leads	SOT753			
74LVC1G79GM	–40 °C to +125 °C	XSON6	plastic extremely thin small outline package; no leads; 6 terminals; body 1 $\times$ 1.45 $\times$ 0.5 mm	SOT886			
74LVC1G79GF	–40 °C to +125 °C	XSON6	plastic extremely thin small outline package; no leads; 6 terminals; body 1 $\times$ 1 $\times$ 0.5 mm	SOT891			

# 4. Marking


Table 2. Marking codes

Type number	Marking
74LVC1G79GW	VP
74LVC1G79GV	V79
74LVC1G79GM	VP
74LVC1G79GF	VP

# 5. Functional diagram




#### Single D-type flip-flop; positive-edge trigger



## 6. Pinning information

#### 6.1 Pinning



### 6.2 Pin description

Table 3. Pin description

Symbol	Pin	Description	
	SOT353-1/SOT753	SOT886/SOT891	
D	1	1	data input
СР	2	2	data pulse input
GND	3	3	ground (0 V)
Q	4	4	data output
n.c.	-	5	not connected
V <sub>CC</sub>	5	6	supply voltage

#### Single D-type flip-flop; positive-edge trigger

# 7. Functional description

Table 4. Function table[1]

Input		Output
СР	D	Q
$\uparrow$	L	L
$\uparrow$	Н	Н
L	X	q

<sup>[1]</sup> H = HIGH voltage level;

### 8. Limiting values

Table 5. Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134). Voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions	Min	Max	Unit
$V_{CC}$	supply voltage		-0.5	+6.5	V
I <sub>IK</sub>	input clamping current	V <sub>I</sub> < 0 V	-50	-	mA
VI	input voltage		<u>[1]</u> –0.5	+6.5	V
$I_{OK}$	output clamping current	$V_O > V_{CC}$ or $V_O < 0 V$	-	±50	mA
V <sub>O</sub>	output voltage	Active mode	<u>[1][2]</u> –0.5	$V_{CC} + 0.5$	V
		Power-down mode	<u>[1][2]</u> –0.5	+6.5	V
Io	output current	$V_O = 0 V \text{ to } V_{CC}$	-	±50	mA
I <sub>CC</sub>	supply current		-	100	mA
$I_{GND}$	ground current		-100	-	mA
P <sub>tot</sub>	total power dissipation	$T_{amb} = -40  ^{\circ}\text{C} \text{ to } +125  ^{\circ}\text{C}$	<u>[3]</u> _	250	mW
$T_{stg}$	storage temperature		-65	+150	°C

<sup>[1]</sup> The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

L = LOW voltage level;

<sup>↑ =</sup> LOW-to-HIGH CP transition;

X = don't care;

q = lower case letter indicates the state of referenced input, one set-up time prior to the LOW-to-HIGH CP transition.

<sup>[2]</sup> When  $V_{CC} = 0 \text{ V}$  (Power-down mode), the output voltage can be 5.5 V in normal operation.

<sup>[3]</sup> For TSSOP5 and SC-74A packages: above 87.5  $^{\circ}$ C the value of P<sub>tot</sub> derates linearly with 4.0 mW/K. For XSON6 packages: above 45  $^{\circ}$ C the value of P<sub>tot</sub> derates linearly with 2.4 mW/K.

#### Single D-type flip-flop; positive-edge trigger

## 9. Recommended operating conditions

Table 6. Recommended operating conditions

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
$V_{CC}$	supply voltage		1.65	-	5.5	V
$V_{I}$	input voltage		0	-	5.5	V
Vo	output voltage	Active mode	0	-	$V_{CC}$	V
		V <sub>CC</sub> = 0 V; Power-down mode	0	-	5.5	V
T <sub>amb</sub>	ambient temperature		-40	-	+125	°C
$\Delta t/\Delta V$	input transition rise and fall rate	$V_{CC} = 1.65 \text{ V to } 2.7 \text{ V}$	-	-	20	ns/V
		$V_{CC} = 2.7 \text{ V to } 5.5 \text{ V}$	-	-	10	ns/V

### 10. Static characteristics

Table 7. Static characteristics

At recommended operating conditions. Voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions	Min	Typ[1]	Max	Unit
T <sub>amb</sub> = -	40 °C to +85 °C					
V <sub>IH</sub>	HIGH-level input voltage	V <sub>CC</sub> = 1.65 V to 1.95 V	$0.65 \times V_{CC}$	-	-	V
		$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$	1.7	-	-	V
		V <sub>CC</sub> = 2.7 V to 3.6 V	2.0	-	-	V
		V <sub>CC</sub> = 4.5 V to 5.5 V	$0.7 \times V_{\text{CC}}$	-	-	V
V <sub>IL</sub> LO	LOW-level input voltage	V <sub>CC</sub> = 1.65 V to 1.95 V	-	-	$0.35 \times V_{CC}$	V
		$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$	-	-	0.7	V
		V <sub>CC</sub> = 2.7 V to 3.6 V	-	-	0.8	V
		V <sub>CC</sub> = 4.5 V to 5.5 V	-	-	$0.3 \times V_{CC}$	V
V <sub>OH</sub>	HIGH-level output voltage	$V_I = V_{IH}$ or $V_{IL}$				
		$I_O = -100 \mu A$ ; $V_{CC} = 1.65 \text{ V to } 5.5 \text{ V}$	V <sub>CC</sub> - 0.1	-	-	V
		$I_{O} = -4 \text{ mA}; V_{CC} = 1.65 \text{ V}$	1.2	-	-	V
		$I_{O} = -8 \text{ mA}; V_{CC} = 2.3 \text{ V}$	1.9	-	-	V
		$I_{O} = -12 \text{ mA}; V_{CC} = 2.7 \text{ V}$	2.2	-	-	V
		$I_{O} = -24 \text{ mA}; V_{CC} = 3.0 \text{ V}$	2.3	-	-	V
		$I_{O} = -32 \text{ mA}; V_{CC} = 4.5 \text{ V}$	3.8	-	-	V
V <sub>OL</sub>	LOW-level output voltage	$V_I = V_{IH}$ or $V_{IL}$				
		$I_O = 100 \mu\text{A};  V_{CC} = 1.65 \text{V}  \text{to}  5.5 \text{V}$	-	-	0.1	V
		$I_O = 4 \text{ mA}; V_{CC} = 1.65 \text{ V}$	-	-	0.45	V
		$I_{O} = 8 \text{ mA}; V_{CC} = 2.3 \text{ V}$	-	-	0.3	V
		$I_O = 12 \text{ mA}; V_{CC} = 2.7 \text{ V}$	-	-	0.4	V
		$I_O = 24 \text{ mA}; V_{CC} = 3.0 \text{ V}$	-	-	0.55	V
		$I_{O}$ = 32 mA; $V_{CC}$ = 4.5 V	-	-	0.55	V
l <sub>l</sub>	input leakage current	$V_I = 5.5 \text{ V or GND}$ ; $V_{CC} = 0 \text{ V to } 5.5 \text{ V}$	-	±0.1	±5	μΑ
I <sub>OFF</sub>	power-off leakage current	$V_{CC} = 0 \text{ V}; V_{I} \text{ or } V_{O} = 5.5 \text{ V}$	-	±0.1	±10	μΑ

#### Single D-type flip-flop; positive-edge trigger

**Table 7. Static characteristics** ...continued
At recommended operating conditions. Voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions	Min	Typ[1]	Max	Unit
I <sub>CC</sub>	supply current	$V_I = 5.5 \text{ V or GND};$ $V_{CC} = 1.65 \text{ V to } 5.5 \text{ V}; I_O = 0 \text{ A}$	-	0.1	10	μΑ
Δl <sub>CC</sub>	additional supply current	per pin; $V_{CC} = 2.3 \text{ V to } 5.5 \text{ V};$ $V_I = V_{CC} - 0.6 \text{ V};$ $I_O = 0 \text{ A}$	-	5	500	μΑ
Cı	input capacitance	$V_{CC}$ = 3.3 V; $V_I$ = GND to $V_{CC}$	-	5	-	pF
T <sub>amb</sub> = -	40 °C to +125 °C					
$V_{IH}$	HIGH-level input voltage	V <sub>CC</sub> = 1.65 V to 1.95 V	$0.65 \times V_{CC}$	-	-	V
		V <sub>CC</sub> = 2.3 V to 2.7 V	1.7	-	-	V
		$V_{CC}$ = 2.7 V to 3.6 V	2.0	-	-	V
		V <sub>CC</sub> = 4.5 V to 5.5 V	$0.7 \times V_{CC}$	-	-	V
V <sub>IL</sub>	LOW-level input voltage	V <sub>CC</sub> = 1.65 V to 1.95 V	-	-	$0.35 \times V_{CC}$	V
		$V_{CC}$ = 2.3 V to 2.7 V	-	-	0.7	V
		$V_{CC}$ = 2.7 V to 3.6 V	-	-	0.8	V
		V <sub>CC</sub> = 4.5 V to 5.5 V	-	-	$0.3\times V_{CC}$	V
V <sub>OH</sub>	HIGH-level output voltage	$V_I = V_{IH}$ or $V_{IL}$				
		$I_O = -100 \mu A$ ; $V_{CC} = 1.65 \text{ V to } 5.5 \text{ V}$	V <sub>CC</sub> - 0.1	-	-	V
		$I_O = -4 \text{ mA}$ ; $V_{CC} = 1.65 \text{ V}$	0.95	-	-	V
		$I_{O} = -8 \text{ mA}; V_{CC} = 2.3 \text{ V}$	1.7	-	-	V
		$I_{O} = -12 \text{ mA}; V_{CC} = 2.7 \text{ V}$	1.9	-	-	V
		$I_{O} = -24 \text{ mA}; V_{CC} = 3.0 \text{ V}$	2.0	-	-	V
		$I_{O} = -32 \text{ mA}; V_{CC} = 4.5 \text{ V}$	3.4	-	-	V
V <sub>OL</sub>	LOW-level output voltage	$V_I = V_{IH}$ or $V_{IL}$				
		$I_O = 100 \mu A$ ; $V_{CC} = 1.65 \text{ V to } 5.5 \text{ V}$	-	-	0.1	V
		$I_O = 4 \text{ mA}; V_{CC} = 1.65 \text{ V}$	-	-	0.70	V
		$I_{O} = 8 \text{ mA}; V_{CC} = 2.3 \text{ V}$	-	-	0.45	V
		$I_O = 12 \text{ mA}; V_{CC} = 2.7 \text{ V}$	-	-	0.60	V
		$I_O = 24 \text{ mA}; V_{CC} = 3.0 \text{ V}$	-	-	0.80	V
		$I_O = 32 \text{ mA}; V_{CC} = 4.5 \text{ V}$	-	-	0.80	V
ı	input leakage current	$V_{I} = 5.5 \text{ V or GND}; V_{CC} = 0 \text{ V to } 5.5 \text{ V}$	-	-	±100	μΑ
OFF	power-off leakage current	$V_{CC} = 0 \text{ V}; V_{I} \text{ or } V_{O} = 5.5 \text{ V}$	-	-	±200	μΑ
I <sub>CC</sub>	supply current	V <sub>I</sub> = 5.5 V or GND; V <sub>CC</sub> = 1.65 V to 5.5 V; I <sub>O</sub> = 0 A	-	-	200	μΑ
Δl <sub>CC</sub>	additional supply current	per pin; $V_{CC} = 2.3 \text{ V to } 5.5 \text{ V};$ $V_1 = V_{CC} - 0.6 \text{ V}; I_O = 0 \text{ A}$	-	-	5000	μΑ

<sup>[1]</sup> All typical values are measured at  $V_{CC}$  = 3.3 V and  $T_{amb}$  = 25  $^{\circ}C.$ 

#### Single D-type flip-flop; positive-edge trigger

## 11. Dynamic characteristics

Table 8. Dynamic characteristics

Voltages are referenced to GND (ground = 0 V). For test circuit see Figure 9.

Symbol	Parameter	Conditions		–40 °C to +85 °C			-40 °C to +125 °C	
				n Typ[1]	Max	Min	Max	
t <sub>pd</sub>	propagation delay	CP to Q; see Figure 7	[2]	'	'	'	'	
		$V_{CC} = 1.65 \text{ V to } 1.95 \text{ V}$	1.0	3.6	9.9	1.0	12.5	ns
		$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$	0.5	5 2.3	7.0	0.5	9.0	ns
		$V_{CC} = 2.7 \text{ V}$	0.5	5 2.6	6.0	0.5	8.0	ns
		$V_{CC} = 3.0 \text{ V to } 3.6 \text{ V}$	0.5	5 2.2	5.0	0.5	6.5	ns
		$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$	0.5	5 1.7	3.8	0.5	5.0	ns
t <sub>su</sub>	set-up time	D to CP; see Figure 8						
		$V_{CC} = 1.65 \text{ V to } 1.95 \text{ V}$	2.5	5 1.4	-	2.5	-	ns
		$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$	1.7	7 0.9	-	1.7	-	ns
		$V_{CC} = 2.7 \text{ V}$	1.7	7 0.9	-	1.7	-	ns
		$V_{CC} = 3.0 \text{ V to } 3.6 \text{ V}$	1.3	3 0.6	-	1.2	-	ns
		$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$	1.2	2 0.6	-	1.2	-	ns
t <sub>h</sub>	hold time	D to CP; see Figure 8						
		$V_{CC} = 1.65 \text{ V to } 1.95 \text{ V}$	0	-0.7	-	0	-	ns
		$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$	0	-0.4	-	0	-	ns
		$V_{CC} = 2.7 \text{ V}$	+0.	5 –0.3	-	0.5	-	ns
		$V_{CC} = 3.0 \text{ V to } 3.6 \text{ V}$	+0.	5 –0.3	-	0.5	-	ns
		$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$	+0.	5 –0.2	-	0.5	-	ns
t <sub>W</sub>	pulse width	CP HIGH or LOW; see Figure 8						
		$V_{CC} = 1.65 \text{ V to } 1.95 \text{ V}$	3.0	1.1	-	3.0	-	ns
		$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$	2.5	5 0.7	-	2.5	-	ns
		$V_{CC} = 2.7 \text{ V}$	2.5	5 0.6	-	2.5	-	ns
		$V_{CC} = 3.0 \text{ V to } 3.6 \text{ V}$	2.5	5 0.6	-	2.5	-	ns
		$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$	2.0	0.5	-	2.0	-	ns
f <sub>max</sub>	maximum	CP; see Figure 8						
	frequency	$V_{CC} = 1.65 \text{ V to } 1.95 \text{ V}$	16	0 250	-	160	-	MHz
		$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$	16	0 300	-	160	-	MHz
		$V_{CC} = 2.7 \text{ V}$	16	0 350	-	160	-	MHz
		$V_{CC} = 3.0 \text{ V to } 3.6 \text{ V}$	16	0 450	-	160	-	MHz
		$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$	20	0 500	-	200	-	MHz
C <sub>PD</sub>	power dissipation capacitance	$V_I = GND \text{ to } V_{CC};$ $V_{CC} = 3.3 \text{ V}$	[3]	17	-	-	-	pF

<sup>[1]</sup> Typical values are measured at  $T_{amb}$  = 25 °C and  $V_{CC}$  = 1.8 V, 2.5 V, 2.7 V, 3.3 V and 5.0 V respectively.

<sup>[2]</sup>  $t_{pd}$  is the same as  $t_{PLH}$  and  $t_{PHL}$ .

<sup>[3]</sup>  $C_{PD}$  is used to determine the dynamic power dissipation ( $P_D$  in  $\mu W$ ).


 $P_D = C_{PD} \times V_{CC}{}^2 \times f_i \times N + \Sigma (C_L \times V_{CC}{}^2 \times f_o)$  where:

 $f_i$  = input frequency in MHz;

Single D-type flip-flop; positive-edge trigger

$$\begin{split} &f_{o} = \text{output frequency in MHz;} \\ &C_{L} = \text{output load capacitance in pF;} \\ &V_{CC} = \text{supply voltage in V;} \\ &N = \text{number of inputs switching;} \\ &\Sigma(C_{L} \times V_{CC}^{2} \times f_{o}) = \text{sum of outputs.} \end{split}$$


#### 12. Waveforms



Measurement points are given in Table 9.

 $V_{OL}$  and  $V_{OH}$  are typical output voltage levels that occur with the output.

Fig 7. Clock (CP) to output (Q) propagation delay times



Measurement points are given in Table 9.


V<sub>OL</sub> and V<sub>OH</sub> are typical output voltage levels that occur with the output.

Fig 8. Clock (CP) to output (Q) propagation delay times, clock pulse width, D to set-up times, the CP to D hold times and maximum clock pulse frequency

#### Single D-type flip-flop; positive-edge trigger

Table 9. Measurement points

Supply voltage	Input	Output
V <sub>CC</sub>	V <sub>M</sub>	V <sub>M</sub>
1.65 V to 1.95 V	$0.5 \times V_{CC}$	0.5 × V <sub>CC</sub>
2.3 V to 2.7 V	$0.5 \times V_{CC}$	$0.5 \times V_{CC}$
2.7 V	1.5 V	1.5 V
3.0 V to 3.6 V	1.5 V	1.5 V
4.5 V to 5.5 V	$0.5 \times V_{CC}$	$0.5 \times V_{CC}$



Test data is given in Table 10.

Definitions for test circuit:

 $R_L$  = Load resistance.

 $C_L$  = Load capacitance including jig and probe capacitance.

 $R_T$  = Termination resistance should be equal to the output impedance  $Z_o$  of the pulse generator.

 $V_{\mathsf{EXT}}$  = External voltage for measuring switching times.

Fig 9. Load circuitry for switching times

Table 10. Test data


Supply voltage	Input	Input		Load	
V <sub>CC</sub>	Vı	$t_r = t_f$	CL	$R_L$	t <sub>PLH</sub> , t <sub>PHL</sub>
1.65 V to 1.95 V	$V_{CC}$	≤ 2.0 ns	30 pF	1 kΩ	open
2.3 V to 2.7 V	$V_{CC}$	≤ 2.0 ns	30 pF	$500~\Omega$	open
2.7 V	2.7 V	≤ 2.5 ns	50 pF	$500~\Omega$	open
3.0 V to 3.6 V	2.7 V	≤ 2.5 ns	50 pF	$500~\Omega$	open
4.5 V to 5.5 V	V <sub>CC</sub>	≤ 2.5 ns	50 pF	500 Ω	open

#### Single D-type flip-flop; positive-edge trigger

## 13. Package outline

TSSOP5: plastic thin shrink small outline package; 5 leads; body width 1.25 mm

SOT353-1



#### Note

1. Plastic or metal protrusions of 0.15 mm maximum per side are not included.

OUTLINE		REFERENCES			EUROPEAN	ISSUE DATE
VERSION	IEC	JEDEC	JEITA		PROJECTION	ISSUE DATE
SOT353-1		MO-203	SC-88A			<del>-00-09-01</del> 03-02-19

Fig 10. Package outline SOT353-1 (TSSOP5)

#### Single D-type flip-flop; positive-edge trigger

#### Plastic surface-mounted package; 5 leads

**SOT753** 




Fig 11. Package outline SOT753 (SC-74A)

Single D-type flip-flop; positive-edge trigger




Fig 12. Package outline SOT886 (XSON6)

Single D-type flip-flop; positive-edge trigger




Fig 13. Package outline SOT891 (XSON6)

## Single D-type flip-flop; positive-edge trigger

## 14. Abbreviations

#### Table 11. Abbreviations

Acronym	Description
CMOS	Complementary Metal Oxide Semiconductor
DUT	Device Under Test
ESD	ElectroStatic Discharge
НВМ	Human Body Model
MM	Machine Model
TTL	Transistor-Transistor Logic

# 15. Revision history

#### Table 12. Revision history

Document ID	Release date	Data sheet status	Change notice	Supersedes
74LVC1G79_7	20070829	Product data sheet	-	74LVC1G79_6
Modifications:		0 "Static characteristics", cl ge and supply current.	nanged conditions for	
	<ul><li>Figure 13 "F</li></ul>	Package outline SOT891 (X	SON6)" updated.	
74LVC1G79_6	20061009	Product data sheet	-	74LVC1G79_5
74LVC1G79_5	20040910	Product specification	-	74LVC1G79_4
74LVC1G79_4	20040317	Product specification	-	74LVC1G79_3
74LVC1G79_3	20030516	Product specification	-	74LVC1G79_2
74LVC1G79_2	20030130	Product specification	-	74LVC1G79_1
74LVC1G79_1	20010404	Product specification	-	-

#### Single D-type flip-flop; positive-edge trigger

### 16. Legal information

#### 16.1 Data sheet status

Document status[1][2]	Product status[3]	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

- [1] Please consult the most recently issued document before initiating or completing a design.
- [2] The term 'short data sheet' is explained in section "Definitions"
- [3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL <a href="http://www.nxp.com">http://www.nxp.com</a>.

#### 16.2 Definitions

Draft — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

#### 16.3 Disclaimers

**General** — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information.

Right to make changes — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

**Suitability for use** — NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in medical, military, aircraft, space or life support equipment, nor in applications where failure or

malfunction of a NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors accepts no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

**Applications** — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) may cause permanent damage to the device. Limiting values are stress ratings only and operation of the device at these or any other conditions above those given in the Characteristics sections of this document is not implied. Exposure to limiting values for extended periods may affect device reliability.

Terms and conditions of sale — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at <a href="http://www.nxp.com/profile/terms">http://www.nxp.com/profile/terms</a>, including those pertaining to warranty, intellectual property rights infringement and limitation of liability, unless explicitly otherwise agreed to in writing by NXP Semiconductors. In case of any inconsistency or conflict between information in this document and such terms and conditions, the latter will prevail.

**No offer to sell or license** — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

#### 16.4 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

#### 17. Contact information

For additional information, please visit: http://www.nxp.com

For sales office addresses, send an email to: <a href="mailto:salesaddresses@nxp.com">salesaddresses@nxp.com</a>

## Single D-type flip-flop; positive-edge trigger

#### 18. Contents

1	General description	1
2	Features	1
3	Ordering information	2
4	Marking	2
5	Functional diagram	2
6	Pinning information	3
6.1	Pinning	3
6.2	Pin description	3
7	Functional description	4
8	Limiting values	4
9	Recommended operating conditions	5
10	Static characteristics	5
11	Dynamic characteristics	7
12	Waveforms	8
13	Package outline	10
14	Abbreviations	14
15	Revision history	14
16	Legal information	15
16.1	Data sheet status	15
16.2	Definitions	15
16.3	Disclaimers	15
16.4	Trademarks	15
17	Contact information	15
12	Contents	16

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.

