74LVC1G57

Low-power configurable multiple function gate Rev. 03 — 19 July 2007 P

Product data sheet

1. **General description**

The 74LVC1G57 provides configurable multiple functions. The output state is determined by eight patterns of 3-bit input. The user can choose the logic functions AND, OR, NAND, NOR, XNOR, inverter and buffer. All inputs can be connected to V_{CC} or GND.

Inputs can be driven from either 3.3 V or 5 V devices. This feature allows the use of this device in a mixed 3.3 V and 5 V environment.

This device is fully specified for partial power-down applications using I_{OFF}. The I_{OFF} circuitry disables the output, preventing the damaging backflow current through the device when it is powered down.

All inputs (A, B and C) have Schmitt trigger action. They are capable of transforming slowly changing input signals into sharply defined, jitter-free output signals.

2. **Features**

- Wide supply voltage range from 1.65 V to 5.5 V
- 5 V tolerant input/output for interfacing with 5 V logic
- High noise immunity
- Complies with JEDEC standard:
 - JESD8-7 (1.65 V to 1.95 V)
 - ◆ JESD8-5 (2.3 V to 2.7 V)
 - ◆ JESD8B/JESD36 (2.7 V to 3.6 V)
- \pm 24 mA output drive (V_{CC} = 3.0 V)
- ESD protection:
 - ◆ HBM JESD22-A114E exceeds 2000 V
 - MM JESD22-A115-A exceeds 200 V
- CMOS low power consumption
- Latch-up performance exceeds 250 mA
- Direct interface with TTL levels
- Inputs accept voltages up to 5 V
- Multiple package options
- Specified from -40 °C to +85 °C and -40 °C to +125 °C



Low-power configurable multiple function gate

3. Ordering information

Table 1. Ordering information


Type number	Package						
	Temperature range	Name	Description	Version			
74LVC1G57GW	–40 °C to +125 °C	SC-88	plastic surface-mounted package; 6 leads	SOT363			
74LVC1G57GV	–40 °C to +125 °C	SC-74	plastic surface-mounted package (TSOP6); 6 leads	SOT457			
74LVC1G57GM	–40 °C to +125 °C	XSON6	plastic extremely thin small outline package; no leads; 6 terminals; body 1 \times 1.45 \times 0.5 mm	SOT886			
74LVC1G57GF	–40 °C to +125 °C	XSON6	plastic extremely thin small outline package; no leads; 6 terminals; body $1 \times 1 \times 0.5$ mm	SOT891			

4. Marking

Table 2. Marking

Type number	Marking code
74LVC1G57GW	YC
74LVC1G57GV	V57
74LVC1G57GM	YC
74LVC1G57GF	YC


5. Functional diagram



Low-power configurable multiple function gate

6. Pinning information

6.1 Pinning



6.2 Pin description

Table 3. Pin description

Symbol	Pin	Description
В	1	data input
GND	2	ground (0 V)
A	3	data input
Υ	4	data output
V_{CC}	5	supply voltage
С	6	data input

7. Functional description

Table 4. Function table[1]

Input			Output
С	В	Α	Υ
L	L	L	Н
L	L	Н	L
L	Н	L	Н
L	Н	Н	L
Н	L	L	L
Н	L	Н	L
Н	Н	L	Н
Н	Н	Н	Н

^[1] H = HIGH voltage level;

L = LOW voltage level.

Low-power configurable multiple function gate

7.1 Logic configurations

Table 5. Function selection table

Logic function	Figure
2-input AND	see Figure 5
2-input AND with both inputs inverted	see Figure 8
2-input NAND with inverted input	see Figure 6 and Figure 7
2-input OR with inverted input	see Figure 6 and Figure 7
2-input NOR	see Figure 8
2-input NOR with both inputs inverted	see Figure 5
2-input XNOR	see Figure 9
Inverter	see Figure 10
Buffer	see Figure 11




Fig 5. 2-input AND gate or 2-input NOR gate with both inputs inverted




Fig 6. 2-input NAND gate with input B inverted or 2-input OR gate with inverted C input




Fig 7. 2-input NAND gate with input C inverted or 2-input OR gate with inverted A input




Fig 8. 2-input NOR gate or 2-input AND gate with both inputs inverted




Fig 9. 2-input XNOR gate





Fig 10. Inverter

Low-power configurable multiple function gate



8. Limiting values

Table 6. Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134). Voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions		Min	Max	Unit
V_{CC}	supply voltage			-0.5	+6.5	V
I _{IK}	input clamping current	V _I < 0 V		-50	-	mA
V_{I}	input voltage		<u>[1]</u>	-0.5	+6.5	V
I _{OK}	output clamping current	$V_O > V_{CC}$ or $V_O < 0 V$		-	±50	mA
V _O	output voltage	Active mode	[1][2]	-0.5	+6.5	V
		Power-down mode	[1][2]	-0.5	+6.5	V
I _O	output current	$V_O = 0 V \text{ to } V_{CC}$		-	±50	mA
I _{CC}	supply current			-	+100	mA
I_{GND}	ground current			-100	-	mA
T _{stg}	storage temperature			-65	+150	°C
P _{tot}	total power dissipation	$T_{amb} = -40 ^{\circ}\text{C} \text{ to } +125 ^{\circ}\text{C}$	[3]	-	250	mW

^[1] The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

9. Recommended operating conditions

Table 7. Recommended operating conditions

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V_{CC}	supply voltage		1.65	-	5.5	V
V_{I}	input voltage		0	-	5.5	V
V_{O}	output voltage	Active mode	0	-	V_{CC}	V
		V _{CC} = 0 V; Power-down mode	0	-	5.5	V
T _{amb}	ambient temperature		-40	-	+125	°C

^[2] When $V_{CC} = 0 \text{ V}$ (Power-down mode), the output voltage can be 5.5 V in normal operation.

^[3] For SC-88 and SC-74 packages: above 87.5 °C the value of P_{tot} derates linearly with 4.0 mW/K. For XSON6 packages: above 45 °C the value of P_{tot} derates linearly with 2.4 mW/K.

Low-power configurable multiple function gate

10. Static characteristics

Table 8. Static characteristics

At recommended operating conditions; voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions	-40	°C to +85	°C	-40 °C to	+125 °C	Unit
		Min	Typ[1]	Max	Min	Max		
V_{OL}	LOW-level	V _I = V _{CC} or GND			'			'
output voltage	$I_O = 100 \mu A;$ $V_{CC} = 1.65 \text{ V to } 5.5 \text{ V}$	-	-	0.1	-	0.1	V	
		$I_O = 4 \text{ mA}; V_{CC} = 1.65 \text{ V}$	-	-	0.45	-	0.7	V
		$I_{O} = 8 \text{ mA}; V_{CC} = 2.3 \text{ V}$	-	-	0.3	-	0.45	V
		$I_{O} = 12 \text{ mA}; V_{CC} = 2.7 \text{ V}$	-	-	0.4	-	0.6	V
		$I_{O} = 24 \text{ mA}; V_{CC} = 3.0 \text{ V}$	-	-	0.55	-	0.8	V
		$I_{O} = 32 \text{ mA}; V_{CC} = 4.5 \text{ V}$	-	-	0.55	-	0.8	V
V _{OH}	HIGH-level	$V_I = V_{CC}$ or GND						
	output voltage	$I_O = -100 \mu A;$ $V_{CC} = 1.65 \text{ V to } 5.5 \text{ V}$	V _{CC} – 0.1	-	-	V _{CC} – 0.1	-	V
		$I_O = -4 \text{ mA}; V_{CC} = 1.65 \text{ V}$	1.2	-	-	0.95	-	V
		$I_{O} = -8 \text{ mA}; V_{CC} = 2.3 \text{ V}$	1.9	-	-	1.7	-	V
		$I_{O} = -12 \text{ mA}; V_{CC} = 2.7 \text{ V}$	2.2	-	-	1.9	-	V
		$I_{O} = -24 \text{ mA}$; $V_{CC} = 3.0 \text{ V}$	2.3	-	-	2.0	-	V
		$I_{O} = -32 \text{ mA}; V_{CC} = 4.5 \text{ V}$	3.8	-	-	3.4	-	V
l _l	input leakage current	V _I = 5.5 V or GND; V _{CC} = 0 V to 5.5 V	-	±0.1	±5	-	±100	μΑ
l _{OFF}	power-off leakage current	V_I or $V_O = 5.5$ V; $V_{CC} = 0$ V	-	±0.1	±10	-	±200	μΑ
I _{CC}	supply current	$V_I = 5.5 \text{ V or GND}; I_O = 0 \text{ A};$ $V_{CC} = 1.65 \text{ V to } 5.5 \text{ V}$	-	0.1	10	-	200	μΑ
Δl _{CC}	additional supply current	$V_I = V_{CC} - 0.6 \text{ V}; I_O = 0 \text{ A};$ $V_{CC} = 2.3 \text{ V} \text{ to } 5.5 \text{ V}$	-	5	500	-	5000	μΑ
Cı	input capacitance		-	2.5	-	-	-	pF

^[1] Typical values are measured at maximum V_{CC} and T_{amb} = 25 °C.

Low-power configurable multiple function gate

11. Dynamic characteristics

Table 9. Dynamic characteristics

Voltages are referenced to GND (ground = 0 V); for load circuit see Figure 13.

Symbol	Parameter	Conditions		–40 °C to +85 °C			–40 °C to	Unit	
				Min	Typ[1]	Max	Min	Max	
t_{pd}	propagation delay	A, B, C to Y; see Figure 12	[2]						
		$V_{CC} = 1.65 \text{ V to } 1.95 \text{ V}$		1.0	6.0	14.4	1.0	18	ns
		$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$		0.5	3.5	8.3	0.5	10.4	ns
		$V_{CC} = 2.7 \text{ V}$		0.5	4.2	8.5	0.5	10.6	ns
		$V_{CC} = 3.0 \text{ V to } 3.6 \text{ V}$		0.5	3.8	6.3	0.5	7.9	ns
		$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$		0.5	3.0	5.1	0.5	6.4	ns
C_{PD}	power dissipation capacitance	V_{CC} = 3.3 V; V_I = GND to V_{CC}	[3]	-	22	-	-	-	pF

^[1] Typical values are measured at nominal V_{CC} and at T_{amb} = 25 °C.

[3] C_{PD} is used to determine the dynamic power dissipation (P_D in μW).

 $P_D = C_{PD} \times V_{CC}^2 \times f_i \times N + \Sigma (C_L \times V_{CC}^2 \times f_o)$ where:

 f_i = input frequency in MHz;

f_o = output frequency in MHz;


C_L = output load capacitance in pF;

 V_{CC} = supply voltage in V;

N = number of inputs switching;

 $\Sigma(C_L \times V_{CC}{}^2 \times f_o)$ = sum of outputs.

12. Waveforms



Measurement points are given in Table 10.

 V_{OL} and V_{OH} are typical output voltage levels that occur with the output load.


Fig 12. Input A, B and C to output Y propagation delay times

^[2] t_{pd} is the same as t_{PLH} and t_{PHL}

Low-power configurable multiple function gate

Table 10. Measurement points

Supply voltage	Input		Output
V _{CC}	V _M	V _I	V _M
1.65 V to 1.95 V	0.5V _{CC}	V _{CC}	0.5V _{CC}
2.3 V to 2.7 V	0.5V _{CC}	V_{CC}	0.5V _{CC}
2.7 V	1.5 V	2.7 V	1.5 V
3.0 V to 3.6 V	1.5 V	2.7 V	1.5 V
4.5 V to 5.5 V	0.5V _{CC}	V_{CC}	0.5V _{CC}



Measurement points are given in Table 11.

Definitions test circuit:

R_L = Load resistance.

C_L = Load capacitance including jig and probe capacitance.

 R_T = Termination resistance should be equal to output impedance Z_0 of the pulse generator.

 V_{EXT} = External voltage for measuring switching times.

Fig 13. Load circuit for switching times

Table 11. Measurement points

Supply voltage	Input		Load		V _{EXT}
V _{CC}	VI	$t_r = t_f$	CL	R _L	t _{PLH} , t _{PHL}
1.65 V to 1.95 V	V_{CC}	≤ 2.0 ns	30 pF	1 kΩ	open
2.3 V to 2.7 V	V_{CC}	≤ 2.0 ns	30 pF	$500~\Omega$	open
2.7 V	2.7 V	≤ 2.5 ns	50 pF	$500~\Omega$	open
3.0 V to 3.6 V	2.7 V	≤ 2.5 ns	50 pF	$500~\Omega$	open
4.5 V to 5.5 V	V_{CC}	≤ 2.5 ns	50 pF	$500~\Omega$	open

Low-power configurable multiple function gate

13. Transfer characteristics


Table 12. Transfer characteristics

At recommended operating conditions; voltages are referenced to GND (ground = 0 V).


Symbol	Parameter	Conditions	-4	0 °C to +8	5 °C	–40 °C 1	-40 °C to +125 °C		
			Min	Typ[1]	Max	Min	Max		
V _{T+}	positive-going threshold voltage	see Figure 14, Figure 15, Figure 16 and Figure 17							
		V _{CC} = 1.8 V	0.70	1.02	1.20	0.67	1.20	V	
		$V_{CC} = 2.3 \text{ V}$	1.11	1.42	1.60	1.08	1.60	V	
		$V_{CC} = 3.0 \text{ V}$	1.50	1.79	2.00	1.47	2.00	V	
		$V_{CC} = 4.5 \text{ V}$	2.16	2.52	2.74	2.13	2.74	V	
		$V_{CC} = 5.5 \text{ V}$	2.61	2.99	3.33	2.58	3.33	V	
•	negative-going threshold voltage	see Figure 14, Figure 15, Figure 16 and Figure 17							
		$V_{CC} = 1.8 \text{ V}$	0.30	0.53	0.72	0.30	0.75	V	
		$V_{CC} = 2.3 \text{ V}$	0.58	0.77	1.00	0.58	1.03	V	
		$V_{CC} = 3.0 \text{ V}$	0.80	1.04	1.30	0.80	1.33	V	
		$V_{CC} = 4.5 \text{ V}$	1.21	1.55	1.90	1.21	1.93	V	
		$V_{CC} = 5.5 V$	1.45	1.86	2.29	1.45	2.32	V	
V _H	hysteresis voltage (V _{T+} – V _{T-})	see Figure 14, Figure 15, Figure 16 and Figure 17							
		$V_{CC} = 1.8 \text{ V}$	0.30	0.48	0.62	0.23	0.62	V	
		$V_{CC} = 2.3 \text{ V}$	0.40	0.64	0.80	0.34	0.80	V	
		$V_{CC} = 3.0 \text{ V}$	0.50	0.75	1.00	0.44	1.00	V	
		$V_{CC} = 4.5 \text{ V}$	0.71	0.97	1.20	0.65	1.20	V	
		V _{CC} = 5.5 V	0.71	1.13	1.40	0.65	1.40	V	


^[1] Typical values are measured at T_{amb} = 25 °C.

14. Waveforms transfer characteristics



Low-power configurable multiple function gate





Low-power configurable multiple function gate

15. Package outline

Plastic surface-mounted package; 6 leads

SOT363




Fig 19. Package outline SOT363 (SC-88)

Low-power configurable multiple function gate

Plastic surface-mounted package (TSOP6); 6 leads

SOT457




Fig 20. Package outline SOT457 (SC-74)

Low-power configurable multiple function gate




Fig 21. Package outline SOT886 (XSON6)

Low-power configurable multiple function gate




Fig 22. Package outline SOT891 (XSON6)

Low-power configurable multiple function gate

16. Abbreviations

Table 13. Abbreviations

Acronym	Description
CMOS	Complementary Metal Oxide Semiconductor
TTL	Transistor-Transistor Logic
HBM	Human Body Model
ESD	ElectroStatic Discharge
MM	Machine Model
DUT	Device Under Test

17. Revision history

Table 14. Revision history

	•					
Document ID	Release date	Data sheet status	Change notice	Supersedes		
74LVC1G57_3	20070719	Product data sheet	-	74LVC1G57_2		
Modifications:	 The format of this data sheet has been redesigned to comply with the new identity guidelines of NXP Semiconductors. 					
	 Legal texts have been adapted to the new company name where appropriate. 					
	Section 10 "Static characteristics":					
	Changed: Conditions for input leakage current and supply current.					
	 New package outline drawing for XSON6/SOT891. 					
74LVC1G57_2	20060911	Product data sheet	-	74LVC1G57_1		
74LVC1G57_1	20040906	Product data sheet	-	-		

Low-power configurable multiple function gate

18. Legal information

18.1 Data sheet status

Document status[1][2]	Product status[3]	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

- [1] Please consult the most recently issued document before initiating or completing a design.
- [2] The term 'short data sheet' is explained in section "Definitions"
- [3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL http://www.nxp.com.

18.2 Definitions

Draft — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

18.3 Disclaimers

General — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information.

Right to make changes — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use — NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in medical, military, aircraft, space or life support equipment, nor in applications where failure or

malfunction of a NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors accepts no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

Applications — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) may cause permanent damage to the device. Limiting values are stress ratings only and operation of the device at these or any other conditions above those given in the Characteristics sections of this document is not implied. Exposure to limiting values for extended periods may affect device reliability.

Terms and conditions of sale — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at http://www.nxp.com/profile/terms, including those pertaining to warranty, intellectual property rights infringement and limitation of liability, unless explicitly otherwise agreed to in writing by NXP Semiconductors. In case of any inconsistency or conflict between information in this document and such terms and conditions, the latter will prevail.

No offer to sell or license — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

18.4 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

19. Contact information

For additional information, please visit: http://www.nxp.com

For sales office addresses, send an email to: salesaddresses@nxp.com

Low-power configurable multiple function gate

20. Contents

1	General description 1
2	Features
3	Ordering information 2
4	Marking
5	Functional diagram 2
6	Pinning information
6.1	Pinning
6.2	Pin description
7	Functional description 3
7.1	Logic configurations 4
8	Limiting values 5
9	Recommended operating conditions 5
10	Static characteristics 6
11	Dynamic characteristics 7
12	Waveforms
13	Transfer characteristics9
14	Waveforms transfer characteristics 9
15	Package outline
16	Abbreviations15
17	Revision history
18	Legal information
18.1	Data sheet status
18.2	Definitions
18.3	Disclaimers
18.4	Trademarks
19	Contact information 16
20	Contents 17

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.



© NXP B.V. 2007.

All rights reserved.