## PERIPHERAL DRIVERS FOR HIGH-CURRENT SWITCHING AT HIGH SPEEDS

#### performance

- 300-mA Output Current Capability
- High-Voltage Outputs
- High-Speed Switching

#### ease-of-design

- Circuit Flexibility for Varied Applications and Choice of Logic Function
- TTL or DTL Compatible Diode-Clamped Inputs
- Standard Supply Voltages

#### **SUMMARY OF DUAL DRIVERS**

DEVICE	LOGIC OF COMPLETE CIRCUIT	PACKAGE
SN75450A	AND <sup>†</sup>	N
SN75451A	AND	Р
SN75452	NAND	Р
SN75453	OR	Р
SN75454	NOR	Р

<sup>†</sup>With transistor base connected directly to output of gate.

3

#### description

Series 75450 dual peripheral drivers are a family of versatile devices designed for use in systems that employ TTL or DTL logic. Typical applications include high-speed logic buffers, power drivers, relay drivers, lamp drivers, MOS drivers, and memory drivers. Additionally, the SN75450A may be used as a line driver. The SN75450A and SN75451A are functionally interchangeable with and are recommended for replacement of SN75450 and SN75451, respectively, in most applications which do not require the very high speed of the prototypes. The A-versions offer improved freedom from latch-up and diode-clamped inputs to simplify system design. They can drive lamps, relays, and memories to rated levels of voltage and current without external loading capacitors. Series 75450 drivers are monolithic circuits designed for operation over the temperature range of 0°C to 70°C.

The SN75450A is a unique general-purpose device featuring two standard Series 74 TTL gates and two uncommitted, high-current, high-voltage n-p-n transistors. The SN75450A offers the system designer the flexibility of tailoring the circuit to the application.

The SN75451A, SN75452, SN75453, and SN75454 are dual peripheral AND, NAND, OR, and NOR drivers respectively, (assuming positive logic) with the output of the logic gates internally connected to the bases of the n-p-n output transistors.

CONTENTS																					PAGE
MAXIMUM R				MN	۱E۱	IDI	ΕD	O	PΕ	R/	١T	IN	G (	CO	N	٦I.	ric	NC	S		3-246
DEFINITIVE	SPECIFICA	ATIONS	3:																		
CIRCUIT	TYPE SN	75450A																			3-247
CIRCUIT	TYPE SN	75451A																			3-247
CIRCUIT	TYPE SN	75452																			3-249
	TYPE SN																				
	TYPE SN																				3-251
D-C TEST CIF																					3-252
						٠.	<u>.</u>	-	٠.	÷	•			•	٠				•	•	3-253
SWITCHING T	ADACTED!	CINC																		-	3-255
TYPICAL CHA					•	•	•														3-258
TYPICAL APP	LICATION	NS.																			3-259

## absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

	SN75450A	SN75451A SN75452 SN75453 SN75454	UNIT
Supply voltage, VCC	7	7	٧
Input voltage (see Note 1)	5.5	5.5	V
Interemitter voltage (see Note 2)	5.5	5.5	V
V <sub>CC</sub> -to-substrate voltage	35		٧
Collector-to-substrate voltage	35		٧
Collector-base voltage	35		V
Collector-emitter voltage (see Note 3)	30		V
Emitter-base voltage	5		٧
Output voltage (see Notes 1 and 4)		30	V
Continuous collector current (see Note 5)	300		mA
Continuous output current (see Note 5)		300	mA
Continuous total power dissipation	800	800	mW
Operating free-air temperature range	0 to 70	0 to 70	°c
Storage temperature range	-65 to 150	-65 to 150	
Lead temperature 1/16 inch from case for 10 seconds	260	260	°C

NOTES: 1. Voltage values are with respect to network ground terminal unless otherwise specified.

- 2. This is the voltage between two emitters of a multiple-emitter transistor.
- 3. This value applies when the base-emitter resistance (RBE) is equal to or less than 500  $\Omega$ . 4. This is the maximum voltage which should be applied to any output when it is in the off state.
- 5. Both halves of these dual circuits may conduct rated current simultaneously.

## recommended operating conditions (see note 6)


	MIN	NOM	MAX	UNIT
Supply voltage, V <sub>CC</sub>	4.75	5	5.25	V
Operating free-air temperature range, T <sub>A</sub>	0	25	70	°C
oparation of the state of the s				

NOTE 6: For the SN75450A only, the substrate (pin 8), must always be at the most-negative device voltage for proper operation.

## 3

# CIRCUIT TYPE SN75450A DUAL PERIPHERAL POSITIVE-AND DRIVER

#### schematic



positive logic: Y = AG (gate only)
C = AG (gate and transistor)

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

TTL gates

	PARAMETER		TEST FIGURE	TEST CON	IDITIONS	MIN	TYP <sup>†</sup>	MAX	UNIT
VIH	High-level input voltage		1			2			٧
VIL	Low-level input voltage		2			1		0.8	V
VI	Input clamp voltage		3	V <sub>CC</sub> = 4.75 V,	I <sub>I</sub> = -12 mA			-1.5	V
VOH	High-level output voltage		2	$V_{CC} = 4.75 \text{ V},$ $I_{OH} = -400 \mu\text{A}$	V <sub>IL</sub> = 0.8 V,	2.4	3.3		v
VOL	Low-level output voltage		1	V <sub>CC</sub> = 4.75 V, I <sub>OL</sub> = 16 mA	V <sub>IH</sub> = 2 V,		0.22	0.4	v
1.	Land oursels at movimum insut valtage	input A	4	V <sub>CC</sub> = 5.25 V,	V 5 5 V			1	mA
11	Input current at maximum input voltage	input G	1 7	VCC - 5.25 V,	V] - 5.5 V			2	1 11124
1	Parish to all the state of the	input A	4	V <sub>CC</sub> = 5.25 V,	V 2 4 V	T		40	
ΉΗ	High-level input current	input G	7 *	VCC - 5.25 V,	V   - 2.4 V			80	μΑ
1		input A	- 3	Vcc = 5.25 V,	V: = 0.4.V			-1.6	
ήL	Low-level input current	input G	]	VCC = 5.25 V,	V j = 0.4 V			-3.2	mA
los	Short-circuit output current‡		5	V <sub>CC</sub> = 5.25 V		-18		-55	mA
ГССН	Supply current, high-level output		- 6	V <sub>CC</sub> = 5.25 V,	V <sub>1</sub> = 0		2	4	mA
ICCL	Supply current, low-level output		1 °	V <sub>CC</sub> = 5.25 V,	V <sub>I</sub> = 5 V		6	11	mA

<sup>&</sup>lt;sup>†</sup>All typical values at  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25^{\circ} \text{C}$ .

 $<sup>\</sup>ensuremath{^{\ddagger}}\xspace\text{Not more than one output should be shorted at a time.}$ 

## **CIRCUIT TYPE SN75450A DUAL PERIPHERAL POSITIVE-AND DRIVER**

## electrical characteristics over recommended operating free-air temperature range (unless otherwise noted) output transistors

	PARAMETER	TES	T CONDITION	S	MIN	TYP	MAX	UNIT
V <sub>(BR)CBO</sub>	Collector-Base Breakdown Voltage	I <sub>C</sub> = 100 μA,	IE = 0		35			V
V <sub>(BR)</sub> CER	Collector-Emitter Breakdown Voltage	I <sub>C</sub> = 100 μA,	R <sub>BE</sub> = 500 Ω		30			V
V <sub>(BR)EBO</sub>	Emitter-Base Breakdown Voltage	IE = 100 μA,	I <sub>C</sub> = 0		5		-	V
		V <sub>CE</sub> = 3 V, T <sub>A</sub> = 25°C	I <sub>C</sub> = 100 mA,		25			
hFE Static Forward Current Transfer Ratio	V <sub>CE</sub> = 3 V, T <sub>A</sub> = 25°C	I <sub>C</sub> = 300 mA,		30				
	Clare 1 Givent Current Training Haut	V <sub>CE</sub> = 3 V, T <sub>A</sub> = 0°C	I <sub>C</sub> = 100 mA,	See Note 7	20			
		V <sub>CE</sub> = 3 V, T <sub>A</sub> = 0°C	I <sub>C</sub> = 300 mA,		25			
V <sub>BE</sub>	Base-Emitter Voltage	lg = 10 mA,	I <sub>C</sub> = 100 mA	Co. No. 7		0.85	1	T
* DE	base charter volume	I <sub>B</sub> = 30 mA,	I <sub>C</sub> = 300 mA	See Note 7		1.05	1.2	٧
VCE/set)	Collector-Emitter Saturation Voltage	1 <sub>B</sub> = 10 mA,	I <sub>C</sub> = 100 mA	Can Nata 7		0.25	0.4	T.,
VCE(sat)	Contactor Emiliar Saturation Voltage	I <sub>B</sub> = 30 mA,	Ic = 300 mA	See Note 7		0.5	0.7	\ \

 $^{\dagger}$  AII typical values are at V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C. NOTE 7: These parameters must be measured using pulse techniques, t<sub>W</sub> = 300  $\mu$ s, duty cycle  $\leq$  2%.

## switching characteristics, $V_{CC}$ = 5 V, $T_A$ = 25°C

#### TTL gates

	PARAMETER	TEST FIGURE	TEST CONDITIONS	MIN TYP MAX	UNIT
•	Propagation delay time,				
<sup>t</sup> PLH	low-to-high-level output			20	ns
*	Propagation delay time,	12	$C_L = 15  pF$ , $R_L = 400  \Omega$		
†PHL	high-to-low-level output			8	ns

#### output transistors


	PARAMETER	TEST FIGURE	TEST CONDITIONS‡	MIN TYP MAX	UNIT
<sup>t</sup> d	Delay time			8	ns
t <sub>r</sub>	Rise time	40	$I_C = 200 \text{ mA},  I_{B(1)} = 20 \text{ mA},$	12	ns
t <sub>s</sub>	Storage time	13	I <sub>B</sub> (2) = -40 mA, V <sub>BE</sub> (off) = -1 V,	7	ns
tf	Fall time		$C_L = 15 \text{ pF}, \qquad R_L = 50 \Omega$	6	ns

#### gates and transistors combined

	PARAMETER	TEST FIGURE	TEST CONDITIONS‡	MIN TYP MAX	UNIT
<sup>t</sup> PLH	Propagation delay time, low-to-high-level output			40	ns
<sup>‡</sup> PHL	Propagation delay time, high-to-low-level output		I <sub>C</sub> = 200 mA,	25	ns
<sup>t</sup> TLH	Transition time, low-to-high-level output	14	$R_L = 50 \Omega$	10	ns
<sup>t</sup> THL	Transition time, high-to-low-level output			12	ns

 $\ddagger$ Voltage and current values shown are nominal; exact values vary slightly with transistor parameters.

## **CIRCUIT TYPE SN75451A DUAL PERIPHERAL POSITIVE-AND DRIVER**



#### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)


	* PARAMETER	TEST FIGURE	TEST CON	IDITIONS	MIN	TYP	MAX	UNIT
VIH	High-level input voltage	7			2			٧
VIL	Low-level input voltage	7					0.8	٧
VI	Input clamp voltage	8	$V_{CC} = 4.75 V$ ,	I <sub>I</sub> = -12 mA			-1.5	V
ІОН	High-level output current	7	V <sub>CC</sub> = 4.75 V, V <sub>OH</sub> = 30 V	V <sub>IH</sub> = 2 V,			100	μΑ
		7	V <sub>CC</sub> = 4.75 V, I <sub>OL</sub> = 100 mA	V <sub>IL.</sub> = 0.8 V,		0.25	0.4	v
VOL	Low-level output voltage	'	V <sub>CC</sub> = 4.75 V, 1 <sub>OL</sub> = 300 mA	V <sub>IL</sub> = 0.8 V,		0,5	0.7	
l <sub>l</sub>	Input current at maximum input voltage	9	V <sub>CC</sub> = 5.25 V,	V <sub>I</sub> = 5.5 V			1	mA
Ιιн	High-level input current	9	$V_{CC} = 5.25 V$ ,	V <sub>1</sub> = 2.4 V			40	μА
IIL	Low-level input current	8	V <sub>CC</sub> = 5.25 ∨,	V <sub>1</sub> = 0.4 V	T	-1	-1.6	mΑ
ICCH	Supply current, high-level output	10	V <sub>CC</sub> = 5.25 V,	V <sub>I</sub> = 5 V		7	11	mA
ICCL	Supply current, low-level output		V <sub>CC</sub> = 5.25 V,	V <sub>I</sub> = 0		52	65	mA

 $<sup>^\</sup>dagger AII$  typical values are at V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C.

### switching characteristics, $V_{CC}$ = 5 V, $T_A$ = 25°C

PARAMETER	TEST FIGURE	TEST CONDITIONS	MIN	TYP N	MAX UNI
tpLH Propagation delay time, low-to-high-level output				45	ns
tPHL Propagation delay time, high-to-low-level output	7	IO≈ 200 mA, C <sub>L</sub> = 15 pF,		25	ns
t <sub>TLH</sub> Transition time, low-to-high-level output	14	R <sub>L</sub> = 50 Ω		10	ns
the Transition time, high-to-low-level output		-		12	ns

## CIRCUIT TYPE SN75452 DUAL PERIPHERAL POSITIVE- NAND DRIVER



## electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)


	PARAMETER		TEST CONDITIONS	MÌN	TYP	MAX	UNIT
$V_{IH}$	High-level input voltage	7		2			V
VIL	Low-level input voltage	7				0.8	V
VI	Input clamp voltage	8	V <sub>CC</sub> = 4.75 V, I <sub>1</sub> = -12 mA			-1.5	V
ЮН	High-level output current	7	V <sub>CC</sub> = 4.75 V, V <sub>IL</sub> = 0.8 V, V <sub>OH</sub> = 30 V			100	μА
Voi	Low-level output voltage	7	$V_{CC} = 4.75 \text{ V},  V_{IH} = 2 \text{ V},$ $I_{OL} = 100 \text{ mA}$		0.25	0.4	V
<u> </u>			$V_{CC} = 4.75 \text{ V},  V_{IH} = 2 \text{ V},$ $I_{OL} = 300 \text{ mA}$		0.5	0.7	
I <sub>I</sub>	Input current at maximum input voltage	9	V <sub>CC</sub> = 5.25 V, V <sub>I</sub> = 5.5 V			1	mA
ΊΗ	High-level input current	9	V <sub>CC</sub> = 5.25 V, V <sub>I</sub> = 2.4 V			40	μА
IIL	Low-level input current	8	V <sub>CC</sub> = 5.25 V, V <sub>I</sub> = 0.4 V		-1	-1.6	mA
Іссн	Supply current, high-level output	10	V <sub>CC</sub> = 5.25 V, V <sub>I</sub> = 0 V		11	14	mA
ICCL	Supply current, low-level output	7 "	V <sub>CC</sub> = 5.25 V, V <sub>I</sub> = 5 V		56	71	mA

 $<sup>^{\</sup>dagger}$  All typical values are at V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C.

#### switching characteristics, VCC = 5 V, TA = 25°C

PARAMETER	TEST FIGURE	TEST CONDITIONS	MIN TYP MAX	UNIT
tpLH Propagation delay time, low-to-high-level output			50	ns
tpHL Propagation delay time, high-to-low-level output	١ ١	$I_0 \approx 200 \text{ mA}, C_L = 15 \text{ pF},$	35	ns
tTLH Transition time, low-to-high-level output	14	R <sub>L</sub> = 50 Ω	10	ns
Transition time, high-to-low-level output	7		12	ns

## **CIRCUIT TYPE SN75453 DUAL PERIPHERAL POSITIVE-OR DRIVER**



### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST FIGURE	TEST COM	IDITIONS	MIN	TYP <sup>†</sup>	MAX	UNIT
VIH	High-level input voltage	7			2			٧
VIL	Low-level input voltage	7		1 1			0.8	V
VI	Input clamp voltage	8	V <sub>CC</sub> = 4.75 V,	I <sub>I</sub> = -12 mA			-1.5	٧
<sup>I</sup> ОН	High-level output current	7	V <sub>CC</sub> = 4.75 V, V <sub>OH</sub> = 30 V	V <sub>IH</sub> = 2 V,			100	μΑ
W	Law law law taut at the law	7	V <sub>CC</sub> = 4.75 V, I <sub>OL</sub> = 100 mA	V <sub>IL</sub> = 0.8 V,	0.25 0	0.4	v	
VOL	Low-level output voltage	,	V <sub>CC</sub> = 4.75 V, I <sub>OL</sub> = 300 mA	V <sub>IL</sub> = 0.8 V,		0.5	0.7	
4	Input current at maximum input voltage	9	V <sub>CC</sub> = 5.25 V,	V <sub>1</sub> = 5.5 V			1	mA
IIH	High-level input current	9	V <sub>CC</sub> = 5.25 V,	V <sub>I</sub> = 2.4 V			40	μΑ
IIL	Low-level input current	8	V <sub>CC</sub> = 5.25 V,	V <sub>1</sub> = 0.4 V		-1	1.6	mA
1 <sub>CCH</sub>	Supply current, high-level output	44	V <sub>CC</sub> = 5.25 V,	V <sub>I</sub> = 5 V		8	11	mA
ICCL	Supply current, low-level output	11	V <sub>CC</sub> = 5.25 V,	V <sub>I</sub> = 0		54	68	mA


 $<sup>^{\</sup>dagger}AII$  typical values are at V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C.

### switching characteristics, $V_{CC} = 5 \text{ V}$ , $T_A = 25^{\circ}\text{C}$

PARAMETER	TEST FIGUR	TEST CONDITIONS	MIN	TYP !	мах	UNIT
tpLH Propagation delay time, low-to-hig	h-level output			35		ns
tpht Propagation delay time, high-to-lo	w-level output	$I_O \approx 200$ mA, $C_L = 15$ pF,		25		ns
tTLH Transition time, low-to-high-level		R <sub>L</sub> = 50 Ω		10		ns
tTHL Transition time, high-to-low-level	output			12		ns

## CIRCUIT TYPE SN75454 DUAL PERIPHERAL POSITIVE-NOR DRIVER

#### schematic (each driver)



VCC 2B 2A 2Y

8 7 6 5

1 2 3 4

1A 1B 1Y GND

positive logic: Y = A + B

DUAL-IN-LINE PACKAGE (TOP VIEW)

logic

#### TRUTH TABLE

ΑВ	Υ				
ĹL	H (off state)				
LH	L (on state)				
HL	L (on state)				
нн	L (on state)				

H = high level, L = low level

## electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST FIGURE	TEST CONDITIONS	MIN	TYP <sup>†</sup>	MAX	UNIT
VIΗ	High-level input voltage	7		2			V
VIL	Low-level input voltage	7				0.8	V
٧ <sub>I</sub>	Input clamp voltage	8	V <sub>CC</sub> = 4.75 V, I <sub>I</sub> = -12 m/	1		-1.5	V
ЮН	High-level output voltage	7	$V_{CC} = 4.75 \text{ V},  V_{IL} = 0.8 \text{ V}$ $V_{OH} = 30 \text{ V}$	,		100	μА
VOL	Low-level output voltage	7	$V_{CC} = 4.75 \text{ V},  V_{IH} = 2 \text{ V},$ $I_{OL} = 100 \text{ mA}$		0.25	0.4	V
		,	$V_{CC} = 4.75 \text{ V},  V_{IH} = 2 \text{ V},$ $I_{OL} = 300 \text{ mA}$		0.5	0.7	
1	Input current at maximum input voltage	9	$V_{CC} = 5.25 \text{ V},  V_{I} = 5.5 \text{ V}$			1	mA
ΉН	High-level input current	9	$V_{CC} = 5.25 \text{ V},  V_1 = 2.4 \text{ V}$			40	μА
11L	Low-level input current	8	V <sub>CC</sub> = 5.25 V, V <sub>I</sub> = 0.4 V		-1	-1.6	mA
Іссн	Supply current, high-level output	11	V <sub>CC</sub> = 5.25 V, V <sub>I</sub> = 0 V		13	17	mA
CCL	Supply current, low-level output	''	V <sub>CC</sub> = 5.25 V, V <sub>I</sub> = 5 V		61	79	mA


 $<sup>^\</sup>dagger AII$  typical values are at V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C.

## switching characteristics, $V_{CC}$ = 5 V, $T_A$ = 25°C


PARAMETER	TEST FIGURE	TEST CONDITIONS	MIN TYP	MAX UNIT
tpLH Propagation delay time, low-to-high-level output		$I_{O} \approx 200 \text{ mA}, C_{L} = 15 \text{ pF},$ $R_{I} = 50 \Omega$	50	ns
tpHL Propagation delay time, high-to-low-level output			25	ns
t <sub>TLH</sub> Transition time, low-to-high-level output	14		10	ns
tthe Transition time, high-to-low-level output	7   -	12	ns	

#### PARAMETER MEASUREMENT INFORMATION

d-c test circuits †




Both inputs are tested simultaneously. FIGURE 1-V<sub>1H</sub>, V<sub>OL</sub>



Each input is tested separately

FIGURE 2-V<sub>IL</sub>, V<sub>OH</sub>



Each input is tested separately. FIGURE 3-V<sub>I</sub>, I<sub>IL</sub>





FIGURE 4-II, IIH




- OPEN GND Both gates are tested simultaneously.

FIGURE 6-ICCH, ICCL

†Arrows indicate actual direction of current flow. Current into a terminal is a positive value.

### PARAMETER MEASUREMENT INFORMATION

d-c test circuits† (continued)



TEST TABLE						
CIRCUIT	INPUT UNDER	OTHER	ООТРОТ			
CIRCOII	TEST	INPUT	APPLY	MEASURE		
SN75451A	VIH	VIΗ	VOH	ЮН		
31175451A	VIL	Vcc	loL	VOL		
SN75452	VIH	VIH	loL	VOL		
01170102	VIL	Vcc	Voн	ЮН		
SN75453	VIH	GND	Voн	ЮН		
01170400	VIL	$v_{IL}$	loL	VOL		
SN75454	V <sub>IH</sub>	GND	loL	VOL		
0	٧ <sub>١</sub> ٢	V <sub>IL</sub>	V <sub>OH</sub>	ЮН		

NOTE: Each input is tested separately.

FIGURE 7– $V_{IH}$ ,  $V_{IL}$ ,  $I_{OH}$ ,  $V_{OL}$ 

4.5 V SEE NOTES CIRCUIT UNDER TEST OPEN

NOTES: A. Each input is tested separately.

B. When testing SN75453 and SN75454, input not under test is grounded. For all other circuits it is at 4.5 V,

FIGURE 8-V<sub>1</sub>, I<sub>1</sub>L




FIGURE 9-II, IIH





FIGURE 10-ICCH, ICCL FOR AND, NAND CIRCUITS




Both gates are tested simultaneously.

FIGURE 11-ICCH, ICCL FOR OR, NOR CIRCUITS


<sup>&</sup>lt;sup>†</sup>Arrows indicate actual direction of current flow. Current into a terminal is a positive value,

#### PARAMETER MEASUREMENT INFORMATION

#### switching characteristics



TEST CIRCUIT



NOTES. A. The pulse generator has the following characteristics: PRR = 1 MHz,  $\rm Z_{out} \approx 50~\Omega_{\odot}$ 


- B. C<sub>L</sub> include probe and jig capacitance.
- C. All diodes are 1N3064.

FIGURE 12-PROPAGATION DELAY TIMES, EACH GATE (SN75450A ONLY)


3

## PARAMETER MEASUREMENT INFORMATION

#### switching characteristics (continued)



TEST CIRCUIT



NOTES: A. The pulse generator has the following characteristics: duty cycle  $\leq$  1%, Z  $_{out}$   $\approx$  50  $\Omega_{\star}$ 

B. C<sub>L</sub> includes probe and jig capacitance.


FIGURE 13-SWITCHING TIMES, EACH TRANSISTOR (SN75450A ONLY)


**SERIES 75450** 

**DUAL PERIPHERAL DRIVERS** 

#### PARAMETER MEASUREMENT INFORMATION

#### switching characteristics (continued)






NOTES: A. The pulse generator has the following characteristics: PRR = 1 MHz,  $\rm Z_{out}\approx 50~\Omega.$ 


- B. When testing SN75450A, connect output Y to transistor base and ground the substrate terminal,
- C. C<sub>L</sub> includes probe and jig capacitance.

FIGURE 14-SWITCHING TIMES OF COMPLETE DRIVERS


371


#### **TYPICAL CHARACTERISTICS**





SN75450A






TRANSISTOR

NOTE 7: These parameters must be measured using pulse techniques,  $t_W$  = 300  $\mu$ s, duty cycle  $\leqslant$  2%.

#### TYPICAL APPLICATION DATA



13 12 11 10 INPUT A O-

FIGURE 19-GATED COMPARATOR

FIGURE 20-500-mA SINK





FIGURE 21-FLOATING SWITCH

3

### TYPICAL APPLICATION DATA 5 V O-**≷ 820** Ω **820** Ω 8.2 $k\Omega$ 0.1 µF 0.1 μF O OUTPUT Q 14 」 13 │ 12 │ 11 │ 10 │ 9 \_\_\_\_8 2 kΩ **§** SN75450A 2 3 | 4 | 5 7 6 Ф оитрит б

FIGURE 22-SQUARE-WAVE GENERATOR



Source and sink controls are activated by high-level input voltages (V  $_{\mbox{\scriptsize IH}}\geqslant 2\mbox{\scriptsize V}$  ).

FIGURE 23-CORE MEMORY DRIVER

#### TYPICAL APPLICATION DATA




FIGURE 24-DUAL TTL-TO-MOS DRIVER






FIGURE 25-DUAL MOS-TO-TTL DRIVER



Termination is made at the receiving end as follows: Line 1 is terminated to ground through Z<sub>O</sub>/2; Line 2 is terminated to +5 volts through Z<sub>0</sub>/2; where  $\mathbf{Z}_{\mathbf{0}}$  is the line impedence.



† Optional keep-alive resistors maintain off-state lamp current at  $\approx$  10% to reduce surge current.

FIGURE 26-BALANCED LINE DRIVER

FIGURE 27-DUAL LAMP OR RELAY DRIVER

#### TYPICAL APPLICATION DATA




FIGURE 28-COMPLEMENTARY DRIVER





FIGURE 29-TTL OR DTL POSITIVE LOGIC-LEVEL DETECTOR



 $^{\dagger}$  The two input resistors must be adjusted for the level of MOS input.

FIGURE 30-MOS NEGATIVE-LOGIC-LEVEL DETECTOR






FIGURE 31-LOGIC SIGNAL COMPARATOR

#### 2

## SERIES 75450 DUAL PERIPHERAL DRIVERS

#### TYPICAL APPLICATION DATA





Low output occurs only when inputs are low simultaneously.

 $^{\dagger} \text{If inputs are unused, they should be connected to +5 V through a 1 <math display="inline">k\Omega$  resistor.

FIGURE 32-IN-PHASE DETECTOR




FIGURE 33-MULTIFUNCTION LOGIC-SIGNAL COMPARATOR




FIGURE 34-ALARM DETECTOR