\sim 1 ·	001	\sim T
Chimera-	_'/////	h_ I
	- 4 01	O = T

 $Assembly \ Language \ Programming$

Cans Technologies, Inc

Processor Architecture

MAIN REGISTERS: A B C L H	A (Accumulator) BC LH
INDEX REGISTERS: X Y SP	XY (Index) Stackpointer
PROGRAM COUNTER: PC	Programcounter
STATUS REGISTER: Z - I - N - C	Flags

IMMEDIATE ADDRESSING (#)

The operand is the second byte for 8 bit instructions or the second byte for the lower byte and third byte for the higher byte represent the data for given instruction, no memory addressing is required.

IMPLIED ADDRESSING(impl)

A single byte instruction in which all of the data and operands are implied through the instruction itself.

ABSOLUTE ADDRESSING(abs)

In absolute addressing the second byte of an instruction represents the low order byte of an effective address. The third byte represents the high order byte of an effective address. The two bytes are added to allow full access to 65K of memory.

INDEXED ABSOLUTE ADDRESSING(abs,X)

In indexed absolute addressing the second byte and third byte of an instruction are used in conjunction with a index register (Register X or Register Y or Register XY). the second byte of the instruction represents the low order byte of an effective address. The third byte represents the high high byte of an effective address. The result is added to the index register giving a result anywhere in memory. Any 16 bit carry is discarded.

ZERO PAGE ADDRESSING(zpg)

In zero page addressing the second byte of a instruction represents the low order byte of an effective address. The high order byte is fixed at 0 giving you access to the first 256 memory locations.


OFFSET ADDRESSING(rel)

In offset addressing, the second instruction byte of the instruction is used as a offset in conjunction with the program counter. The offset is calculated by using the given byte as signed, resulting in -128 to +127. This offset is added to the contents of the program counter giving the effective address within -128 to +127.

REGISTER ADDRESSING

In Register addressing the name of the desintation register (and the source where applicable) is stated in the instruction needing no addition bytes.

Little Endian: Any instruction that contains 2 addition byte are arranged in the order of low first then high. Below is a example of a opcode using absolute addressing.



Hexadecimal Matrix

																							_							_			_
	0xF	SLOS	abs	$_{ m SLOS}$	abs,X	$_{ m SLOS}$	abs,Y	$_{ m SLOS}$	abs,XY	$_{ m SLOS}$	zpg	CLR	abs	CLR	abs,X	CLR	abs,Y	CLR	abs,XY	CLRA	A	POP	Ą	POP	FL	POP	В	POP	Ö	POP	L	POP	Н
	0xE	1	1	ANI	#		1	JPL	abs	1	1	ROR	abs	ROR	abs,X	ROR	abs, Y	ROR	abs,XY	RORA	A	PUSH	A	$_{ m PUSH}$	FL	PUSH	В	$_{ m PUSH}$	Ö	PUSH	ı	PUSH	Н
	0xD	CPL	abs	CPI	#	$_{ m MSA}$	lmpi	JMI	aps	INY	ldmi	RAL	abs	RAL	abs,X	RAL	abs,Y	RAL	abs,XY	RALA	A		1	XOR	A , B	XOR	A , C	XOR	Α, Γ	XOR	А, Н	XOR	A, M
	0xC	CMI	aps	ADI	#	TYA	ldmi	JEG	aps	DEY	ldmi	NEG	aps	NEG	abs,X	NEG	abs,Y	NEG	abs,XY	NEGA	A		ı	AND	A, B	AND	А, С	AND	A , T	AND	А, Н	AND	A, M
	0xB	CEG	aps		1	TAY	ldmi	JNE	aps	INX	ldmi	COM	aps	COM	abs,X	COM	abs,Y	COM	abs,XY	COMA	A		1	OR	A, B	OR	А, С	OR	A , L	OR	А, Н	OR.	A, M
	0×A	CNE	aps		1	MVR	н,#	JCS	aps	DEX	ldmi	SHR	aps	SHR	abs,X	SHR	abs,Y	SHR	abs,XY	SHRA	A	CMC	lmpl	CMP	A , B	CMP	А, С	CMP	A , L	CMP	А, Н	CMP.	A, M
	6×0	CCS	aps		ı	MVR	L,#	JCC	aps	1	ı	$_{ m SAL}$	aps	$_{ m SAL}$	abs,X	$_{ m SAL}$	abs,Y	$_{ m SAL}$	abs,XY	$_{ m SALA}$	A	SEI	ldmi	SUB	A, B	SUB	А, С	SUB	A , L	SUB	А, Н	SUB	A , M
IBBLE	0x8	CCC	aps	WAI	ldmi	MVR	C,#	JUMP	aps	1	1	RCL	aps	RCL	abs,X	RCL	abs,Y	RCL	abs,XY	RCLA	A	CEI	lmpl	ADD	A, B	ADD	А, С	ADD	A , L	ADD	А, Н	ADD	A, M
LOW N	0x7	JMPR	abs	NOP	ldmi	MVR	В,#		ı	1	ı	RR	abs	RR	abs,X	RR	abs,Y	RR	abs,XY	RRA	A	SEC	lmpl	$_{ m SBC}$	A, B	SBC	А, С	$_{ m SBC}$	A , L	SBC	А, Н	SBC	A, M
	9×0	STOY	abs	STOY	abs,X	STOY	abs,Y	STOY	abs,XY	STOY	zpg	DEC	abs	DEC	abs,X	DEC	abs,Y	DEC	abs,XY	DECA	Ą	CFC	lmpl	ADC	A , B	ADC	А, С	ADC	A , T	ADC	А, Н	ADC	A, M
	0x5	STOX	abs	STOX	abs,X	STOX	abs,Y	STOX	abs,XY	STOX	zpg	INC	abs	INC	abs,X	INC	abs,Y	INC	abs,XY	INCA	A	MV	M , A	MV	M, B	MV	M, C	MV	M, L	MV	М, Н	MV	- , -
	0x4	$_{ m SLO}$	aps	STO	abs,X	STO	abs,Y	STO	abs,XY	STO	zpg	TEST	aps	TEST	abs,X	TEST	abs,Y	TEST	abs,XY	TESTA	Ą	MV	Н, А	MV	н, В	MV	H, C	MV	н, г	MV	Н, Н	MV	H, M
	0x3	RTI	ldmi		1	RT	ldmi		1	ΓD	#	ΓD	aps	ED ED	abs,X	LD	abs,Y	ED CI	abs,XY	ΓD	zpg	MV	L, A	MV	L, B	MV	L, C	MV	L, L	MV	Г, Н	MV	L, M
	0×2	SWI	ldmi		1	LODY	#	LODY	aps	LODY	abs,X	LODY	abs,Y	LODY	abs,XY	LODY	zpg		1	1	1	MV	С, А	MV	С,В	MV	Ω, Ω	MV	C, L	MV	С, Н	MV	C, M
	0×1	1	1	1	1	LDX	#	LDX	aps	LDX	abs,X	LDX	abs,Y	LDX	abs,XY	LDX	zpg	1	1	1	-	MV	В, А	MV	В,В	MV	B, C	MV	B, L	MV	В, Н	ΜV	В, М
	0x0	1	1	-	1	LODS	#	LODS	aps	LODS	abs,X	LODS	abs,Y	LODS	abs,XY	LODS	zpg	,	1	-	,	MV	А, А	MV	A, B	MV	А, С	MV	A , L	MV	А, Н	MV.	Α, Μ
,		0x0	1	0x1	,	0x2	,	0x3	,	0x4	,	0x2	1	9x0	,	0x2	,	0x8	,	6x0	,	0xa		qx0	1	0xc	,	0xq	,	0xe	,	0×f	
														Έ	ГI	3B	IIN	Į I	CH)II:	I	_								_			

(OPCODE		
DE	SCRIPTION		
Flags:	Z - I - N C	Addressing	Opcode
	NOTES		

			110	LED
	LD		Addressing	Opcode
Loads	Memory into	-	#	0x43
Ac	cumulator		abs	0x53
Flags:	T T		abs,X	0x63
	notes		abs,Y	0x73
			abs,XY	0x83
			zpg	0x93

	STO	Addressing	Opcode
Stores Accumulator		abs	0x04
in	to Memory	abs,X	0x14
Flags:	T T	abs,Y	0x24
	notes	abs,XY	0x34
		zpg	0x44

ADC	Addressing	Opcode
Register added to	A-B	0xB6
Accumulator with	A-C	0xC6
Carry	A- L	0xD6
Flags: T T T	A-H	0xE6
notes	A- M	0xF6

SBC	Addressing	Opcode
Register subtracted to	A-B	0xB7
Accumulator with	A-C	0xC7
Carry	A-L	0xD7
Flags: T T T	A-H	0xE7
notes	A-M	0xF7

ADD	Addressing	Opcode
Register added to	A-B	0xB8
Accumulator	A-C	0xC8
Flags: T T T	A-L	0xD8
notes	A-H	0xE8
	A- M	0xF8

SUB	Addressing	Opcode
Register subtracted to	A-B	0xB9
Accumulator	A-C	0xC9
Flags: T T T	A- L	0xD9
notes	A-H	0xE9
	A-M	0xF9

$\overline{\text{CMP}}$	Addressing	Opcode
Register compared to	A-B	0xBA
Accumulator	A-C	0xCA
Flags: T T T	A- L	0xDA
notes	A-H	0xEA
	A- M	0xFA

	OR	Address	sing Opcode
Register bitwise		A-B	B 0xBB
inclusive or with		A-C	0xCB
A	ccumulator	A-L	0xDB
Flags: T T		A-H	I $0xEB$
	notes	A-M	0xFB

AND	Addressing	Opcode
Register bitwise and	A-B	0xBC
with Accumulator	A-C	0xCC
Flags: T T	A-L	0xDC
notes	A-H	0xEC
	A-M	0xFC

XOR	Addressing	Opcode
Register bitwise	A-B	0xBD
exclusive or with	A-C	0xCD
Accumulator	A-L	0xDD
Flags: T T	A-H	0xED
notes	A-M	0xFD

ADI	Addressing	Opcode
Data added to	#	0x1C
Accumulator with		
Carry		
Flags: T T T		
notes		

	CPI	Addressing	Opcode
Data compared to		#	0x1D
A	ccumulator		
Flags:	T T T		
	notes		

	ANI	Ad	ldressing	Opcode
	itwise and with ccumulator		#	0x1E
Flags:	T T			
	notes			

TEST	Addressing Opcode	
Bit test Memory or	abs $0x54$	
Accumulator	abs,X 0x64	
Flags: T T	abs,Y $0x74$	
notes	abs,XY 0x84	

TESTA	Addressing	Opcode	INC	Addressing	Opcode
Bit test Memory or	A	0x94	Increment Memory or	abs	0x55
Accumulator			Accumulator	abs,X	0x65
Flags: T T			Flags: T T	abs, Y	0x75
notes			notes	abs,XY	0x85
INCA	Addressing	Opcode	DEC	Addressing	Opcode
Increment Memory or	A	0x95	Decrement Memory or	abs	0x56
Accumulator			Accumulator	abs,X	0x66
Flags: T T			Flags: T T	abs, Y	0x76
notes			notes	abs,XY	0x86
DECA	Addressing	Opcode	RR	Addressing	Opcode
Decrement Memory or	A	$\frac{\text{Opcode}}{0\text{x}96}$	Rotate right through	abs	0x57
Accumulator	Λ	UAJU	carry Memory or	abs,X	0x67
Flags: T T			Accumulator	abs,Y	0x77
notes			Flags: T T T	abs,XY	0x87
notes			notes		
DD 4	A 11 .	0 1	D.C.I.	A 1.1	0 1
RRA		Opcode	RCL	Addressing	Opcode
Rotate right through	A	0x97	Rotate left through	abs	0x58
carry Memory or			carry Memory or	abs,X	0x68
Accumulator			Accumulator	abs,Y	0x78
Flags: T T T			Flags: T T T	abs,XY	0x88
notes			notes		
RCLA	A d duagain a	Oncodo	SAL	A d duo agin m	Oncodo
		Opcode Opcode	Arithmetic shift left	Addressing	Opcode
Rotate left through	A	0x98		abs	0x59
carry Memory or			Memory or	abs,X	0x69
Accumulator			Accumulator	abs, Y	0x79
Flags: T T T			Flags: T T T	abs,XY	0x89
notes			notes		
The state of the s					
SALA	Addressing	Oncode	SHR	Addressing	Oncode
SALA Arithmetic shift left		Opcode 0x99	SHR Arithmetic shift right	Addressing	_
Arithmetic shift left	Addressing A	Opcode 0x99	Arithmetic shift right	abs	0x5A
Arithmetic shift left Memory or			Arithmetic shift right Memory or	abs abs,X	0x5A 0x6A
Arithmetic shift left Memory or Accumulator			Arithmetic shift right Memory or Accumulator	abs abs,X abs,Y	0x5A 0x6A 0x7A
Arithmetic shift left Memory or			Arithmetic shift right Memory or	abs abs,X	0x6A
Arithmetic shift left Memory or Accumulator Flags: T T T			Arithmetic shift right Memory or Accumulator Flags: T T T	abs abs,X abs,Y	0x5A 0x6A 0x7A
Arithmetic shift left Memory or Accumulator Flags: T T T notes	Addressing	0x99 Opcode	Arithmetic shift right Memory or Accumulator Flags: T T T	abs,X abs,Y abs,XY	0x5A 0x6A 0x7A 0x8A
Arithmetic shift left Memory or Accumulator Flags: T T T notes SHRA Arithmetic shift right	A	0x99	Arithmetic shift right Memory or Accumulator Flags: T T T notes	abs abs,X abs,Y abs,XY	0x5A 0x6A 0x7A 0x8A
Arithmetic shift left Memory or Accumulator Flags: T T T notes SHRA Arithmetic shift right Memory or	Addressing	0x99 Opcode	Arithmetic shift right Memory or Accumulator Flags: T T T notes COM Negate Memory or	abs abs,X abs,Y abs,XY	0x5A 0x6A 0x7A 0x8A Opcode 0x5B
Arithmetic shift left Memory or Accumulator Flags: T T T notes SHRA Arithmetic shift right Memory or Accumulator	Addressing	0x99 Opcode	Arithmetic shift right Memory or Accumulator Flags: T T T notes COM Negate Memory or Accumulator	abs abs,X abs,Y abs,XY Addressing abs abs,X	0x5A 0x6A 0x7A 0x8A Opcode 0x5B 0x6B
Arithmetic shift left Memory or Accumulator Flags: T T T notes SHRA Arithmetic shift right Memory or	Addressing	0x99 Opcode	Arithmetic shift right Memory or Accumulator Flags: T T T notes COM Negate Memory or	abs abs,X abs,Y abs,XY	0x5A 0x6A 0x7A 0x8A Opcode 0x5B

	COMA	Addressing	Opcode
Negate Memory or		A	0x9B
A	ccumulator		
Flags: T T T			
	notes		

NEG	Addressing	Opcode
2's complement	abs	0x5C
Memory or	abs,X	0x6C
Accumulator	abs, Y	0x7C
Flags: T T	abs,XY	0x8C
notes		

	NEGA		Addressing	Opcode
2's complement			A	0x9C
N	Memory or			
A	ccumulator			
Flags: T T				
	notes			

RAL	Addressing	Opcode
Rotate left without	abs	0x5D
carry Memory or	abs,X	0x6D
Accumulator	abs, Y	0x7D
Flags: T T	abs,XY	0x8D
notes		

RALA		Addressing	Opcode
Rotate left without		A	0x9D
carry Memory or			
Accumulator			
Flags: T T			
notes	1		

ROR	Addressing	Opcode
Rotate right without	abs	0x5E
carry Memory or	abs,X	0x6E
Accumulator	abs, Y	0x7E
Flags: T T	abs,XY	0x8E
notes		

RORA	Addressii	ng Opcode
Rotate right without	A	0x9E
carry Memory or		
Accumulator		
Flags: T T		
notes		

	CLR	Addressing	Opcode
Clea	r Memory or	abs	0x5F
A	ccumulator	abs,X	0x6F
Flags:	1 0 0	abs,Y	0x7F
	notes	abs,XY	0x8F

	CLRA	Addressing	Opcode
Clea	r Memory or	A	0x9F
A	ccumulator		
Flags: 1 0 0			
	notes		

MV	Addressing	Opcode
Transfer from one	A-A	0xA0
register to another	A-B	0xB0
Flags:	A-C	0xC0
notes	A-L	0xD0
	A-H	0xE0
	A-M	0xF0
	B-A	0xA1
	В-В	0xB1
	B-C	0xC1
	B-L	0xD1
	В-Н	0xE1
	B-M	0xF1
	C-A	0xA2
	С-В	0xB2
	C-C	0xC2
	C-L	0xD2
	С-Н	0xE2
	C-M	0xF2
	L-A	0xA3
	L-B	0xB3
	L-C	0xC3
	L-L	0xD3
	L-H	0xE3
	L-M	0xF3
	H-A	0xA4
	Н-В	0xB4
	H-C	0xC4
	H-L	0xD4
	Н-Н	0xE4
	H-M	0xF4
	M-A	0xA5
	M-B	0xB5
	M-C	0xC5
	M-L	0xD5
	M-H	0xE5
		0xF5

LDX	Addressing	Opcode
Loads Memory into	#	0x21
register X	abs	0x31
Flags: T T	abs,X	0x41
notes	abs,Y	0x51
	abs,XY	0x61
	zpg	0x71

STOX	Addressing	Opcode
Stores register X into	abs	0x05
Memory	abs,X	0x15
Flags: T T	abs, Y	0x25
notes	abs,XY	0x35
	zpg	0x45

	DEX	Addressing	Opcode
Decren	nents register X	impl	0x4A
Flags:	T		
	notes		

INX	Addressing Opcode
Increments register X	impl 0x4B
Flags: T	
notes	

LODY	Addressing	Opcode
Loads Memory into	#	0x22
register Y	abs	0x32
Flags: T T	$_{ m abs,X}$	0x42
notes	abs,Y	0x52
	abs,XY	0x62
	zpg	0x72

STOY	Addressing	Opcode
Stores register Y into	abs	0x06
Memory	abs,X	0x16
Flags: T T	abs,Y	0x26
notes	abs,XY	0x36
	zpg	0x46

TAY	Addressing	Opcode	TYA	Addressing	Opcode
Transters Accumulator	impl	0x2B	Transters register Y to	impl	0x2C
to register Y	r		Accumulator	r	
Flags: T			Flags: T T		
notes			notes		
110000			li des		
DEY	Addressing	Opcode	INY	Addressing	Opcode
Decrements register Y	impl	0x4C	Increments register Y	impl	0x4D
Flags: T			Flags: T		
notes			notes		
LODS	Addressing	Opcode	STOS	Addressing	Opcode
Loads Memory into	#	0x20	Stores Stackpointer	abs	0x0F
Stackpointer	abs	0x30	into Memory	abs,X	0x1F
Flags: T T	abs,X	0x40	Flags: T T	abs,Y	0x2F
notes	abs,Y	0x50	notes	abs,XY	0x3F
	abs,XY	0x60		zpg	0x4F
	zpg	0x70		zpg	OVAL
			DUGH	A 11	0 1
MSA	Addressing	Opcode	PUSH	Addressing	Opcode
Transters Status	impl	0x2D	Pushes Register onto	A	0xAE
register to	P	V	the Stack	FL	0xBE
Accumulator			Flags:	В	0xCE
Flags:			notes	$^{\mathrm{C}}$	0xDE
notes				${ m L}$	0xEE
1100003				Н	0xFE
DOD	4.1.1	0 1	1		
POP Pop the top of the	Addressing	$\frac{\text{Opcode}}{0\text{xAF}}$	JUMP	Addressing	Opcode
	A				0x38
Stack into the Register	$_{ m FL}$	0xBF	Loads Memory into	abs	0x38
Flags:	В	0xCF	ProgramCounter		
notes	C	0xDF	Flags:		
	${ m L}$	0xEF	notes		
	H	0xFF			
MVR	Addressing	Opcode			
Loads Memory into	B,#	$\frac{\text{Opcode}}{0\text{x}27}$	JMPR	Addressing	Opcode
register		0x27 $0x28$	Jump to subroutine	abs	0x07
Flags: T T	C,#		Flags:		
0	L,#	0x29	notes		
notes	Η,#	0x2A			
RT	Addressing	Opcode			
Return from	impl	0x23	JCC	Addressing	Opcode
subroutine	P/+		Jump on Carry clear	abs	0x39
Flags:			Flags:		
notes			notes		
110005					
700			JNE	Addressing	Opcode
JCS	Addressing	Opcode	Jump on result not	abs	0x3B
Jump on Carry set	abs	0x3A	Zero	abs	OVOD
Flags:			Flags:		
notes			notes		
			110162		
-					
JEO	Addressing	Opcode	.IMI	Addressing	Oncode
JEQ Jump on result equal	Addressing	Opcode 0x3C	JMI Jump on negative	Addressing	Opcode 0x3D

result

notes

Flags:

to Zero

notes

Flags:

JPL	Addressing	Opcode	CCC	Addressing	
Jump on positive result	abs	0x3E	Call on Carry clear	abs	0x08
Flags:			Flags:		
notes			notes		
CCS	Addressing	Opcode	CNE	Addressing	Opcode
Call on Carry set	abs	0x09	Call on result not Zero	abs	$\frac{0 \times 0A}{0 \times 0A}$
Flags:	abs	0.000	Flags:	abs	0.071
notes			notes		
notes			notes		
CEC	A 11 ·	0 1	1		
CEQ	Addressing		CMI	Addressing	Opcode
Call on result equal to	abs	0x0B	Call on negative result	abs	0x0C
Zero			Flags:	abb	ONOC
Flags:			notes		
notes			notes		
CPL	Addressing	Opcode	CLC	Addressing	Opcode
Call on positive result	abs	$\frac{0x0D}{}$	Clear Carry flag	impl	$\frac{0xA6}{}$
Flags:	abb	ONOD	Flags:0	шрі	0.2.10
notes			notes		
notes			notes		
CEC	۸ .1 .1	01-	CLI	A 1 1	01-
SEC	Addressing		I I - I	Addressing	
Set Carry flag	impl	0xA7	Clear Interupt flag	impl	0xA8
Flags:1			Flags: 0		
notes			notes		
SEI	Addressing	Opcode	CMC	Addressing	Opcode
Set Interupt flag	impl	0xA9	Compliment carry flag	impl	0xAA
Flags: 1			Flags:		
notes			notes		
NOP	Addressing	Opcode	WAI	Addressing	Opcode
No operation	impl	0x17	Wait for interupt	impl	0x18
Flags:	шрі	OAIT	Flags:	mpi	0.710
notes			notes		
notes			liotes		
			D/DI	A 11 ·	0 1
SWI	Addressing	Opcode	RTI	Addressing	Opcode
Software interupt	impl	0x02	Return from software	$_{ m impl}$	0x03
Flags:1	P-	<u>-</u>	interupt		
Pushes:			Flags:		
Accumulator			Pops:		
			General purpose		
Staus register			registers (in order)		
General purpose			Staus register		
registers (in order)			Accumulator		
			-		

Registers Source]	
op	details	Dest	A	FL	В	С	L	Н	M	Stack	FLags
ADC	A + CF + R	A	-	-	0xB6	0xC6	0xD6	0xE6	0xF6	-	T T T
SBC	A - CF - R	A	-	-	0xB7	0xC7	0xD7	0xE7	0xF7	-	T T T
ADD	A + R	A	-	-	0xB8	0xC8	0xD8	0xE8	0xF8	-	T T T
SUB	A - R	A	-	-	0xB9	0xC9	0xD9	0xE9	0xF9	-	T T T
CMP	A - R		-	-	0xBA	0xCA	0xDA	0xEA	0xFA	-	T T T
OR	A R	A	-	-	0xBB	0xCB	0xDB	0xEB	0xFB	-	T T
AND	A & R	A	-	-	0xBC	0xCC	0xDC	0xEC	0xFC	-	T T
XOR	A (+) R	A	-	-	0xBD	0xCD	0xDD	0xED	0xFD	-	T T
TESTA	A - 0	A	0x94	-	-	-	-	-	-	-	T T
INCA	A + 1	A	0x95	-	-	-	-	-	-	-	T T
DECA	A - 1	A	0x96	-	-	-	-	-	-	-	T T
RRA	fig 7	Α	0x97	-	-	-	-	-	-	-	T T T
RCLA	fig 6	A	0x98	-	-	-	-	-	-	-	T T T
SALA	fig 1	A	0x99	-	-	-	-	-	-	-	T T T
SHRA	fijg 2	A	0x9A	-	-	-	-	-	-	-	T T T
COMA	$A \sim$	A	0x9B	-	-	-	-	-	-	-	T T T
NEGA	0 - A	A	0x9C	-	-	-	-	-	-	-	T T
RALA	fig 5	Α	0x9D	-	-	-	-	-	-	-	T T
RORA	fig 4	A	0x9E	-	-	-	-	-	-	-	T T
CLRA	0	A	-	-	-	-	-	-	-	-	1 0 0
MV	A	A	0xA0	-	0xB0	0xC0	0xD0	0xE0	0xF0	-	
		В	0xA1	-	0xB1	0xC1	0xD1	0xE1	0xF1	-	
		С	0xA2	-	0xB2	0xC2	0xD2	0xE2	0xF2	-	
		L	0xA3	-	0xB3	0xC3	0xD3	0xE3	0xF3	-	
		Η	0xA4	-	0xB4	0xC4	0xD4	0xE4	0xF4	-	
		M	0xA5	-	0xB5	0xC5	0xD5	0xE5	-	-	
			-	-	-	-	-	-	-	-	
PUSH	A -*		0xAE	0xBE	0xCE	0 xDE	0xEE	0xFE	-	-	
POP	+*	A	-	-	-	-	-	-	-	0xAF	
		FL	-	-	-	-	-	-	-	0xBF	
		В	-	-	-	-	-	-	-	0xCF	
		С	-	-	-	-	-	-	-	0xDF	
		L	-	-	-	-	-	-	-	0xEF	
		Н	-	-	-	-	-	-	-	0xFF	

op	details	Dest	#	impl	abs	abs,X	abs,Y	abs,XY	zpg	rel	FLags
LD	M	A	0x43	-	0x53	0x63	0x73	0x83	0x93	-	T T
STO	A	M	-	-	0x04	0x14	0x24	0x34	0x44	_	T T
ADI	A + CF + M	A	0x1C	-	-	-	-	-	-	-	T T T
CPI	A - M		0x1D	-	-	-	-	-	-	-	T T
ANI	A & M	A	0x1E	-	_		-	-	-	_	T T
TEST	M - 0		-	_	0x54	0x64	0x74	0x84	_	_	T T
INC	M + 1	M	-	_	0x55	0x65	0x75	0x85	_	-	T T
DEC	M - 1	M	_		0x56	0x66	0x76	0x86	-		T T
RR	fig 7	M	_		0x57	0x67	0x77	0x87	-	_	T T T
RCL	fig 6	M	-	_	0x58	0x68	0x78	0x88	_	_	T T T
SAL	fig 1	M	-		0x59	0x69	0x79	0x89	-		T T
SHR	fijg 2	M	_		0x5A	0x6A	0x7A	0x8A		_	T T T
COM	M ~	M	-	_	0x5B	0x6B	0x7B	0x8B	-	_	T T
NEG	0 - M	M	-	-	0x5C	0x6C	0x7C	0x8C	-	-	T T
RAL	fig 5	M	_		0x5D	0x6D	0x7D	0x8D			T T
ROR	fig 4	M	-	_	0x5E	0x6E	0x7E	0x8E	_	_	T T
CLR	0	M	-	-	0x5F	0x6F	0x7F	0x8F	-	-	1 0 0
LDX	M	X	0x21	_	0x31	0x41	0x51	0x61	0x71	-	T T
STOX	X	M	-	_	0x05	0x15	0x25	0x35	0x45	-	T T
DEX	X - 1	X	-	0x4A	-	-	-	-	-	-	T
INX	X + 1	X	-	0x4B	-	-	-	-	-	-	T
LODY	M	Y	0x22	-	0x32	0x42	0x52	0x62	0x72	-	T T
STOY	Y	M	-	-	0x06	0x16	0x26	0x36	0x46	-	T T
TAY	A	Y	-	0x2B	-	-	-	-	-	-	T
TYA	Y	A	-	0x2C	-	-	-	-	-	-	T T
DEY	Y - 1	Y	-	0x4C	-	-	-	-	-	-	T
INY	Y + 1	Y	-	0x4D	-	-	-	-	-	-	T
LODS	M	$_{\mathrm{SP}}$	0x20	-	0x30	0x40	0x50	0x60	0x70	-	T T
STOS	SP	M	-	-	0x0F	0x1F	0x2F	0x3F	0x4F	-	T T
MSA	$_{ m FL}$	A	-	0x2D	-	-	-	-	-	-	
JUMP			-	-	0x38	-	-	-	-	-	
MVR	M	В	0x27	-	-	-	-	-	-	-	
		С	0x28	-	-	-	-	-	-	-	
		L	0x29	-	-	-	-	-	-	-	
		Н	0x2A	-	-	-	-	-	-	-	T T
JMPR			-	-	0x07	-	-	-	-	-	
RT			-	0x23	-	-	-	-	-	-	
JCC	CF = 0		-	-	0x39	-	-	-	-	-	
JCS	CF = 1		-	-	0x3A	-	-	-	-	-	
JNE	ZF = 0		-	-	0x3B	-	-	-	-	-	
JEQ	ZF = 1		-	-	0x3C	-	-	-	-	-	
JMI	NF = 1		-	-	0x3D	-	-	-	-	-	
JPL CCC	NF = 0		-	-	0x3E	-	-	-	-	-	
CCS	CF = 0 CF = 1		-	-	0x08	-	-	-	-	-	
CNE	ZF = 0		-	-	0x09	-	-	-	-	-	
CEQ	$\frac{ZF = 0}{ZF = 1}$		-	-	0x0A 0x0B	-	-	-	-		
CEQ	$\frac{ZF = 1}{NF = 1}$		-	-	0x0B 0x0C	-	-	-	-	-	
CPL	NF = 1 NF = 0		-		0x0C 0x0D						
CLC	$\frac{NF = 0}{CF = 0}$		-	0xA6	- UXUD	-	-	-			0
SEC	CF = 0 CF = 1		-	0xA6 $0xA7$							1
CLI	$\frac{CF = 1}{IF = 0}$		-	0xA7	-						0
SEI	$\frac{1F = 0}{1F = 1}$		-	0xA9	-				-		1
CMC	$\frac{1F - 1}{CF \sim}$			0xA9						-	
NOP	01.0		-	0xAA 0x17							
WAI			-	0x17							
SWI			-	0x10							1
RTI			-	0x03							
				0.1.00							<u> </u>

