

CSE:215 EDA

Digital Access Control Project 1

Name: Ahmed Bahaa Ibrahim

ID: 16P6057

Email:ahmedbahaa.6251@gmail.com

Department: CESS


Introduction:

This is a report for Part 1 of the Project of Electronic Design Automation which is about a finite state machine system which is Digital Access Control.

This Report consist of:

- 1.FSM State Diagram
- 2. Architecture Used and Why
- 3. Testbench Strategy Table
- 4. Simulation Results
- 5. Appendix (Code)

1. FSM State Diagram



2. Architecture Used and Why

I used Moore Architecture, this is because the outputs in my design depend on the states not the inputs, and to keep every output change With the Clock rise. I preferred Moore than Mealy.


3. Testbench Strategy Table


1	Tested Feature	DayTime	Reset	CLK	Code	Door	Alarm	Button Pressed	Clock Cycle (ns)
2			1	0	"XXXX"	0	0	None	
3			•	1	1 11 11 11 1		,	1 10110	
4				0	"0010"	0	0	2	
5				1			_	_	
6				0,	"0110"	0	0	6	-
7				1					
8			0	0	"1010"	0	0	А	
9				0					
11				1	"0000"	0	0	0	
12				0		0			
13				1	"0101"	1	0	5	
14				0		1	_		
15			1	1	"XXXX"	0	0	None	
16				Ö	11844411		0	_	
17			0	1	"0111"	0	1	7	
18			-	0	"XXXX"	0	1	B1	
19			1	1		0	0	None	
20			0	0	"1101"	0	0	0	
21				1	1101		1	0	
22			1	0	"XXXX"	0	1	None	
23				1	1 11 11 11 1		0	110110	
24				0	"0010"	0	0	2	
25		0	0	1		_		_	
26				0,	"1000"	0	0 1	8	
27				1			1		
28			1	0	"XXXX"	0	1 0	None	
29 30				0			U		
31				1	"0010"	0	0	2	
32				0					
33			0	1	"0110"	0	0	6	

33		ľ	1	0110	٠	ا ٽ ا	٠	
34			0	"1101"	0	0	0	
35 36			1 0			1		
37		1	1	"XXXX"	0	Ö	None	
38			0	"0010"	0	0	2	
39			1	0010		Ů		
40 41			0 1	"0110"	0	0	6	
42			- 	11404011				
43		0	1	"1010"	0	0	А	
44			0	"0000"	0	0	0	
45 46			0		0			
47			1	"0101"	1	0	5	
48		1	Ö	"XXXX"	1	0	N	
49		'	1	^^^^	0	۰	None	
50	Digital Access Control	1	0	"XXXX"	0	0	None	50
51 52			1 0					
53			1	"0010"	0	0	2	-
54			0	"0110"	0	0	6	
55			1	0110				
56 57		0	0 1	"1010"	0	0	А	
58			Ö	"0000"	_			-
59			1	"0000"	0	0	0	
60			0	"0101"	0	0	5	
61 62			1 0		1			
63		1	1	"XXXX"	0	0	None	
64		0	0	"0111"	0	0	7	
65			1	0111		1	1	

65			۰	1	0111		1	1
66			4	Ō	"OOOO"	0	1	NI
67			1	1	"XXXX"	0	0	None
68			0	0	"1101"	0	0	0
69			, o	1	1101	1] "	
70			1	0	"XXXX"	1	0	None
71			<u> </u>	1	riririri	0		raorie
72				0	"0010"	0	0	2
73			0	1				
74		1	_	0	"1101"	0	1 0	0
75 70				1		1		
76 77			1	<u>0</u> 1	"XXXX"	1	0	None
78				0		_		2
79				1	"0010"	0	0	
80			_	Ö		_	_	6
81			0	1	"0110"	0	0	
82				Ö		0	0	0
83				1	"1101"	1		
84			1	0	"XXXX"	7	0	None
85				1	0000	0		TWOTTE
86				0	"0010"	0	0	2
87				1				١
88				0	"0110"	0	0	6
89			0	1	1 -	-	_	_
90				0	"1010"	0	0	Α
91		1		1		0		0
92				1	"1101"		0	
93 94				0		1		
95			1	"XXXXX"	- 	0	None	
96				Ö		0		
97			0	1	"1101"	1	0	0
98				Ö		1	0	
99			1	1	"XXXX"	Ö	Ō	None

4. Simulation Results





5. Appendix

code.vhd

```
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.STD_LOGIC_arith.ALL;
use IEEE.STD_LOGIC_unsigned.ALL;
entity fsm is
  port(
  clk,vdd,vss,daytime:in bit;
  reset:in bit;
  code:in std_ulogic_vector(3 downto 0);
  door,alarm:out bit
  );
  end entity fsm;
architecture moore of fsm is
  type state_type is(sBegin,sChar1,sChar2,sChar3,sChar4,sDoor,sAlarm);
  signal current_state: state_type;
  signal next_state: state_type;
-- Synthesis directives :
-- pragma current_state current_state
-- pragma next_state next_state
-- pragma clock clk
  begin
    process(clk)
     begin
       if clk='1' and clk'event then
```

```
current_state <=next_state;</pre>
        end if;
        end process;
     process(current_state,code,reset)
     begin
       -- if reset ='1' then
            next_state <= sBegin;</pre>
       -- else
        -- Night Conditions
if daytime ='0' then
        case current_state is
          when sBegin =>
             door <= '0';
             alarm <= '0';
              if reset ='1' then
                    next_state <= sBegin;</pre>
       else
          if code= "0010" then
             next_state <= sChar1;</pre>
           else
              next_state <= sAlarm;</pre>
             end if;
end if;
             when sChar1 =>
                door<= '0';
               alarm <= '0';
```

```
if code= "0110" then
  next_state <= sChar2;</pre>
else
  next_state <= sAlarm;</pre>
  end if;
  when sChar2 =>
  door<= '0';
  alarm <= '0';
  if code= "1010" then
    next_state <= sChar3;</pre>
  else
    next_state <= sAlarm;</pre>
    end if;
    when sChar3 =>
    door<= '0';
    alarm <= '0';
    if code= "0000" then
      next_state <= sChar4;</pre>
    else
      next_state <= sAlarm;</pre>
      end if;
      when sChar4 =>
      door<= '0';
      alarm <= '0';
      if code= "0101" then
```

```
next_state <= sDoor;</pre>
                   else
                     next_state <= sAlarm;</pre>
                     end if;
                    when sDoor =>
                    door<= '1';
                    alarm <= '0';
                    next_state <= sBegin;</pre>
                    when sAlarm =>
                    door<= '0';
                    alarm <= '1';
                    next_state <= sBegin;</pre>
      end case;
else
       case current_state is
          when sBegin =>
             door<= '0';
             alarm <= '0';
          if code= "0010" then
             next_state <= sChar1;</pre>
              elsif code= "1101" then
                  next_state <= sDoor;</pre>
           else
              next_state <= sAlarm;</pre>
            end if;
             when sChar1 =>
                door<= '0';
               alarm <= '0';
```

```
if code= "0110" then
    next_state <= sChar2;</pre>
elsif code= "1101" then
           next_state <= sDoor;</pre>
 else
   next_state <= sAlarm;</pre>
   end if;
   when sChar2 =>
   door<= '0';
   alarm <= '0';
   if code= "1010" then
     next_state <= sChar3;</pre>
    elsif code= "1101" then
              next_state <= sDoor;</pre>
   else
     next_state <= sAlarm;</pre>
     end if;
     when sChar3 =>
     door<= '0';
     alarm <= '0';
     if code= "0000" then
        next_state <= sChar4;</pre>
    elsif code= "1101" then
              next_state <= sDoor;</pre>
     else
        next_state <= sAlarm;</pre>
       end if;
       when sChar4 =>
```

```
alarm <= '0';
                   if code= "0101" then
                     next_state <= sDoor;</pre>
                   elsif code= "1101" then
                              next_state <= sDoor;</pre>
                   else
                     next_state <= sAlarm;</pre>
                     end if;
                    when sDoor =>
                    door<= '1';
                    alarm <= '0';
                          if reset ='1' then
                    next_state <= sBegin;</pre>
                    end if;
                    when sAlarm =>
                    door<= '0';
                    alarm <= '1';
                          if reset ='1' then
                    next_state <= sBegin;</pre>
                             end if;
      end case;
end if;
      end process;
  end architecture moore;
```

door<= '0';

testbench.vhd

```
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.STD_LOGIC_arith.ALL;
use IEEE.STD_LOGIC_unsigned.ALL;
entity fsm_tb is
  end entity fsm_tb;
  architecture tb_arch of fsm_tb is
     component fsm is
       port(
          clk,vdd,vss,daytime:in bit;
             reset:in bit;
          code:in std_ulogic_vector(3 downto 0);
          door,alarm:out bit
          );
       end component fsm;
       signal clk:bit :='0';
       signal reset:bit := '1';
       signal vdd:bit := '1';
       signal vss:bit := '0';
       signal daytime:bit := '0';
       signal door:bit := '0';
       signal alarm: bit := '0';
       signal code:std_ulogic_vector(3 downto 0) := "XXXX";
       constant clk_period: time:=50 ns;
       for fsm_moore: fsm use entity work.fsm(moore);
```

```
begin
          process is
          begin
            clk <= '0';
            wait for clk_period/2;
            clk <= '1';
            wait for clk_period/2;
            end process;
          process is
          begin
daytime<='0';
 --Night
      code<="XXXX";
 wait for 50 ns;
  assert door='0' and alarm='0'
 report "Reset error"
 severity warning;
 reset<='0';
            code<="0010";
            wait for 50 ns;
             assert door='0' and alarm='0'
            report "there is error"
            severity warning;
            code<="0110";
            wait for 50 ns;
             assert door='0' and alarm='0'
```

```
severity warning;
            code<="1010";
            wait for 50 ns;
            assert door='0' and alarm='0'
            report "there is error"
            severity warning;
            code<="0000";
            wait for 50 ns;
            assert door='0' and alarm='0'
            report "there is error"
            severity warning;
            code<="0101";
            wait for 50 ns;
            assert door='1' and alarm='0'
            report "Door Must Open"
            severity warning;
reset<='1';
code<="XXXX";
wait for 50 ns;
  assert door='0' and alarm='0'
  report "Reset error"
  severity warning;
reset<='0';
            code<="0111";
            wait for 50 ns;
            assert door='0' and alarm='1'
            report "Alarm Must Ring"
```

report "there is error"

```
severity warning;
```

```
reset<='1';
code<="XXXX";
wait for 50 ns;
 assert door='0' and alarm='0'
 report "Reset error"
 severity warning;
reset<='0';
            code<="1101";
            wait for 50 ns;
            assert door='0' and alarm='1'
            report "Alarm Must Ring"
            severity warning;
reset<='1';
code<="XXXX";
wait for 50 ns;
 assert door='0' and alarm='0'
 report "Reset error"
 severity warning;
reset<='0';
            code<="0010";
            wait for 50 ns;
            assert door='0' and alarm='0'
            report "there is error"
            severity warning;
            code<="1000";
            wait for 50 ns;
```

```
assert door='0' and alarm='1'
            report "Alarm Must Ring"
            severity warning;
reset<='1';
code<="XXXX";
wait for 50 ns;
  assert door='0' and alarm='0'
 report "Reset error"
 severity warning;
reset<='0';
            code<="0010";
            wait for 50 ns;
            assert door='0' and alarm='0'
            report "there is error"
            severity warning;
            code<="0110";
            wait for 50 ns;
            assert door='0' and alarm='0'
            report "there is error"
            severity warning;
            code<="1101";
            wait for 50 ns;
            assert door='0' and alarm='1'
            report "Alarm Must Ring"
            severity warning;
reset<='1';
code<="XXXX";
wait for 50 ns;
```

```
assert door='0' and alarm='0'
 report "Reset error"
 severity warning;
reset<='0';
            code<="0010";
            wait for 50 ns;
            assert door='0' and alarm='0'
            report "there is error"
            severity warning;
            code<="0110";
            wait for 50 ns;
            assert door='0' and alarm='0'
            report "there is error"
            severity warning;
            code<="1010";
            wait for 50 ns;
            assert door='0' and alarm='0'
            report "there is error"
            severity warning;
            code<="0000";
            wait for 50 ns;
            assert door='0' and alarm='0'
            report "there is error"
            severity warning;
            code<="0101";
            wait for 50 ns;
            assert door='1' and alarm='0'
            report "Door Must Open"
```

```
severity warning;
reset<='1';
code<="XXXX";
wait for 50 ns;
  assert door='0' and alarm='0'
 report "Reset error"
 severity warning;
reset<='0';
 daytime<='1';
  reset<='1';
code<="XXXX";
--Morning
wait for 50 ns;
assert door='0' and alarm='0'
report "Reset error"
severity warning;
reset<='0';
          code<="0010";
          wait for 50 ns;
           assert door='0' and alarm='0'
          report "there is error"
          severity warning;
           code<="0110";
          wait for 50 ns;
           assert door='0' and alarm='0'
          report "there is error"
          severity warning;
```

```
code<="1010";
          wait for 50 ns;
           assert door='0' and alarm='0'
          report "there is error"
          severity warning;
           code<="0000";
           wait for 50 ns;
           assert door='0' and alarm='0'
          report "there is error"
          severity warning;
          code<="0101";
          wait for 50 ns;
           assert door='1' and alarm='0'
          report "Door Must Open"
          severity warning;
reset<='1';
code<="XXXX";
wait for 50 ns;
  assert door='0' and alarm='0'
 report "Reset error"
 severity warning;
reset<='0';
          code<="0111";
          wait for 50 ns;
           assert door='0' and alarm='1'
          report "Alarm Must Ring"
```

```
severity warning;
```

```
reset<='1';
code<="XXXX";
wait for 50 ns;
  assert door='0' and alarm='0'
 report "Reset error"
 severity warning;
reset<='0';
          code<="1101";
          wait for 50 ns;
           assert door='1' and alarm='0'
          report "Door Must Open"
          severity warning;
reset<='1';
code<="XXXX";
wait for 50 ns;
  assert door='0' and alarm='0'
 report "Reset error"
 severity warning;
reset<='0';
          code<="0010";
          wait for 50 ns;
           assert door='0' and alarm='0'
          report "there is error"
          severity warning;
           code<="1001";
           wait for 50 ns;
```

```
assert door='0' and alarm='1'
          report "Alarm Must Ring"
          severity warning;
reset<='1';
code<="XXXX";
wait for 50 ns;
 assert door='0' and alarm='0'
 report "Reset error"
 severity warning;
reset<='0';
code<="0010";
wait for 50 ns;
assert door='0' and alarm='0'
report "there is error"
severity warning;
code<="1101";
wait for 50 ns;
assert door='1' and alarm='0'
report "Door Must Open"
severity warning;
reset<='1';
code<="XXXX";
wait for 50 ns;
 assert door='0' and alarm='0'
 report "Reset error"
 severity warning;
reset<='0';
          code<="0010";
```

```
wait for 50 ns;
           assert door='0' and alarm='0'
          report "there is error"
          severity warning;
          code<="0110";
          wait for 50 ns;
           assert door='0' and alarm='0'
          report "there is error"
          severity warning;
          code<="1101";
wait for 50 ns;
assert door='1' and alarm='0'
report "Door Must Open"
severity warning;
reset<='1';
code<="XXXX";
wait for 50 ns;
  assert door='0' and alarm='0'
 report "Reset error"
 severity warning;
reset<='0';
          code<="0010";
          wait for 50 ns;
           assert door='0' and alarm='0'
          report "there is error"
          severity warning;
           code<="0110";
           wait for 50 ns;
```

```
assert door='0' and alarm='0'
           report "there is error"
          severity warning;
          code<="1010";
          wait for 50 ns;
           assert door='0' and alarm='0'
          report "there is error"
          severity warning;
          code<="1101";
           wait for 50 ns;
           assert door='1' and alarm='0'
          report "Door Must Open"
          severity warning;
reset<='1';
code<="XXXX";
wait for 50 ns;
  assert door='0' and alarm='0'
 report "Reset error"
 severity warning;
reset<='0';
          code<="0010";
          wait for 50 ns;
           assert door='0' and alarm='0'
          report "there is error"
           severity warning;
          code<="0110";
          wait for 50 ns;
           assert door='0' and alarm='0'
```

```
severity warning;
           code<="1010";
           wait for 50 ns;
           assert door='0' and alarm='0'
          report "there is error"
           severity warning;
              code<="0000";
          wait for 50 ns;
           assert door='0' and alarm='0'
           report "there is error"
           severity warning;
           code<="1101";
          wait for 50 ns;
           assert door='1' and alarm='0'
          report "Door Must Open"
          severity warning;
reset<='1';
code<="XXXX";
wait for 50 ns;
  assert door='0' and alarm='0'
  report "Reset error"
  severity warning;
reset<='0';
            wait;
            end process;
            fsm_moore: fsm port map(clk,vdd,vss,daytime,reset,code,door,alarm);
     end architecture tb_arch;
```

report "there is error"