

CSE:215 EDA

Digital Access Control Physical Synthesis Project 3

Name: Ahmed Bahaa Ibrahim

ID: 16P6057

Email:ahmedbahaa.6251@gmail.com

Department: CESS

Introduction:

This is a report for Part 3 of the Project of Electronic Design Automation which is developing the physical Synthesis of my design to produce the code_chip.cif file which will be sent to factory to manufacture the IC and to produce this file I passed by 4 parts which are:

- 1. High-Level Design.
- 2. Low-Level Synthesis.
- 3. Design for test.
- 4. Placement and Routing (this document)

I passed by some Alliance tools such as:


- ocp: Standard Cell Placer.
- nero: Over-Cell Router.
- cougar: Symbolic Netlist Extractor.
- lvx: Netlist comparator.
- graal: Symbolic layout editor.
- druc: Symbolic Design-rule checker.
- Ring: Pad ring router.
- s2r : Symbolic-to-Real layout converter.

• dreal: Real layout editor.


This Report consist of:

- 1. Floorplanning
- 2. Placement (graal)
- 3.Placement(Flattened)
- 4. Routing(graal)
- 5. Final cif layout (dreal)
- 6. Final cif layout (flattened)
- 7. .out files of the tools output
- 8. Appendices (Makefile + code.ioc)


1.Floorplanning




2.Placemet (graal)




3. Placement (flattened)




4. Routing (graal)



5. Final cif layout (dreal)




6. Final cif layout (flattened)





7. .out files of the tools output


7.1 OCP.out




7.2 NERO.out









7.3 cougar_codej_b_l_scan.out

spice file

O Type here to search

```
☑ E:\Semester 6\EDA\Project\Ahmed_Bahaa_Ibrahim\project\cougar_codej_b_l_scan.out - Notepad++

        File Edit Search View Encoding Language Settings Tools Macro Run Plugins Window
        0000 0
                                         000
                                                              000000
                                                                       0000
                                                                               000 000
                                              0,0,0,0
                                                                        00
00
00
00
00
                                                     66 66
66 66
66 66
66 66
66 66
                                                                      00
                                   66 66 6
66 66 6
66 66 6
                           666
66
66
                                                              000
                                                            .
                                       Netlist extractor ... formerly Lynx
                                  Alliance CAD System 5.0 20090901, cougar 1.21
                                  Copyright (c) 1998-2019,
                                                                 ASIM/LIP6/UPMC
                                  Copyright (c) 1998-2019, ASIM/LIP6/UPMC
Author(s): Ludovic Jacomme and Gregoire Avot
Contributor(s): Picault Stephane
E-mail : alliance-users@asim.lip6.fr
                    ---> Parse technological file ./techno/techno-035.rds
                          RDS_LAMBDA
                          RDS_UNIT = 80
RDS_PHYSICAL_GRID = 2
MBK_SCALE_X = 10
                    ---> Extract symbolic figure codej b l scan
                        ---> Translate Mbk -> Rds
                        ---> Build windows
         38
                         ---> Rectangles
                                          : 1297
                                                                                                                 Ln:1 Col:1 Sel:010
                                                                                       length: 1.953 lines: 59
                                                                                                                                                  Unix (LF)
                                                                                                                                                                UTF-8
        spice file
                                                                                                                                                                               INS
                                                                                                                                                     g<sup>R</sup> へ 偏 如)ENG 2:03 PM
5/17/2019
                                                                                                                                                                                🔐 E:\Semester 6\EDA\Project\Ahmed_Bahaa_lbrahim\project\cougar_codej_b_l_scan.out - Notepad++
                                                                                                                                                                                    П
File Edit Search View Encoding Language Settings Tools Macro Run Plugins Window
🔚 cougar_codej_b_l_scan.out 🗵 📙 lvx_codej_b_l_scan.out 🗵 🛗 druc_core.out 🗵 🛗 s2r.out 🗵
              ---> Parse technological file ./techno/techno-035.rds
                    RDS LAMBDA
 26
27
                                        = 23
                    RDS_UNIT
 28
29
                    RDS_PHYSICAL_GRID = 2
                    MBK SCALE X
  30
31
               --> Extract symbolic figure codej_b_l_scan
  32
33
                  ---> Translate Mbk -> Rds
 34
35
36
37
                  ---> Build windows
                 <--- 90
 38
39
40
41
                 ---> Rectangles
                                      : 1297
                                      : ( -104, -52)
( 25600, 30052)
                  ---> Figure size
 42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
                  ---> Cut transistors
                  ---> Build equis
                 ---> Delete windows
                  ---> Build signals
                  <--- 58
                   ---> Build instances
                  <--- 67
                  ---> Build transistors
              ---> Total extracted capacitance
```

length: 1,953 lines: 59

Ln:1 Col:1 Sel:0|0

Unix (LF)


UTF-8

go へ (編 句) ENG


INS

 \Box


7.4 lvx_codej_b_l_scan.out





7.5 druc_core.out



7.6 s2r.out







8. Appendecies

8.1 Makefile

```
#-----#
all: codea.vbe \
  codej.vbe \
  codem.vbe \
  codeo.vbe \
  coder.vbe \
  code_boom \
  code_loon
                     @echo "<-- Generated"
#------#
vhd_to_fsm:
                   rename .vhd .fsm *.vhd
codea.vbe: code.fsm
                   @echo " Encoding Synthesis -> codea.vbe"
                   syf -CEV -a code
codej.vbe: code.fsm
                   @echo " Encoding Synthesis -> codej.vbe"
                   syf -CEV -j code
codem.vbe: code.fsm
                   @echo " Encoding Synthesis -> codem.vbe"
                   syf -CEV -m code
codeo.vbe: code.fsm
                   @echo " Encoding Synthesis -> codeo.vbe"
                   syf -CEV -o code
coder.vbe: code.fsm
                   @echo " Encoding Synthesis -> coder.vbe"
                   syf -CEV -r code
```

```
code_boom: codea_b.vbe codej_b.vbe codem_b.vbe \
                       codeo_b.vbe coder_b.vbe
% b.vbe: %.vbe
                      @echo " Boolean Optimiztaion -> $@ "
                      boom -V -d 50 \$* \$* b > \$* boom.out
code_boog: codea_b.vst codej_b.vst codem_b.vst \
                       codeo b.vst coder b.vst
code_loon: codea_b_l.vst codej_b_l.vst codem_b_l.vst \
                       codeo_b_l.vst coder_b_l.vst
%.vst: %.vbe paramfile.lax
                      @echo " Logical Synsthesis -> $@ "
                      boog -x 1 -l paramfile $* > $*_boog.out
% l.vst: %.vst paramfile.lax
                      @echo " Netlist OPtimization -> $@ "
                      loon -x 1 -l paramfile $* $*_I > $*_loon.out
%_b_l_net.vbe : %_b_l.vst %.vbe
                      @echo " Formal checking -> $@ "
                      flatbeh *_b_I *_b_I_net > *_flatbeh.out
                      proof -d \$* \$* b | net > \$* proof.out
ac_scapin_registers:
                      cat codej_b_l.vst | grep sff
%_scan.vst: %.vst scan.path
                      @echo " scan-path insertion -> $@ "
                      scapin -VRB $* scan $*_scan > scapin.out
code p.ap: code.ioc codej b l scan.vst
                      MBK_IN_LO=vst; export MBK_IN_LO; \
                      MBK_OUT_PH=ap; export MBK_OUT_PH; \
                      ocp -v -ring -ioc code.ioc codej b I scan code p > ocp.out
codej b l scan.ap: code p.ap codej b l scan.vst
                      nero -V -p code p codej b | scan codej b | scan > nero.out
%.al: %.ap
                      MBK_OUT_LO=al; export MBK_OUT_LO; \
                      RDS_TECHNO_NAME=./techno/techno-035.rds; \
```

```
export RDS_TECHNO_NAME; \
                    cougar -v $* > cougar $*.out
                    lvx vst al $* $* -f > lvx_$*.out
druc_core : codej_b_l_scan.ap
                    RDS_TECHNO_NAME=./techno/techno-symb.rds; \
                    export RDS_TECHNO_NAME; \
                    druc codej_b_l_scan > druc_core.out
code_chip.cif : codej_b_l_scan.ap
                    RDS_TECHNO_NAME=./techno/techno-035.rds; \
                    export RDS_TECHNO_NAME; \
                    RDS_OUT=cif; export RDS_OUT; \
                    s2r -v -r codej_b_l_scan code_chip
#-----#
clean :
                    rm -f *.vbe *.enc *~
                    @echo "Erase all the files generated by the makefile"
```

8.2 Code.ioc

```
LEFT ( # IOs from bottom to top
(IOPIN scanin.0);
(IOPIN daytime.0);
(IOPIN code(0).0);
TOP ( # IOs from left to right
(IOPIN code(1).0);
(IOPIN code(2).0);
(IOPIN code(3).0);
RIGHT( # IOs from bottom to top
(IOPIN test.0);
(IOPIN reset.0);
)
BOTTOM ( # IOs from left to right
(IOPIN door.0);
(IOPIN clk.0);
(IOPIN alarm.0);
(IOPIN scanout.0);)
```