


Schematic: Expansion Accessory

SHEET	SHEET NAME
01	Title/Revision History
02	System Block Diagram
03	Power Tree Diagram
04	IIC Tree
05	Power Supply
06	LPDDR4
07	eMMC/SD
08	JTAG/SPI Flash
09	Gigabit Ethernet
10	USB OTG TYPE C
11	ADC
12	M.2 Key E/XCVR
13	SoC BANK0/BANK2
14	SoC BANK1
15	SoC Power
16	MISC
17	Exp Conn


Revision History

DATE	REVISION	DESCRIPTION
May. 21 2021	v0.1	1. Initial
Aug. 19 2022	v0.2	1.Change MPU From MPFS250 to MPFS025. 2.Change Ethernet PHY From TI_DP83867CSRGZ to Realtek_RTL8211FS-CG. 3.Change High Speed Connector to QSH-020-01-F-D-DP-A. 4.P8,P9,CSI and High Speed Connector Some Pins Re-assignment. 5.SD Card is connected to the same SPI bus as the ADC. 6.Change User Button and Reset Signals GPIO. 7.Connect eMMC directly to MSS eMMC controller . 8.Change J4 to LPJG0933H11NL. 9.Change LPDDR4 to Samsung_K4F6E3S4HM-MGCJ. 10.Add the GPIO Expander Microchip_MCP23008-E/ML to expand GPIO.
Aug. 26 2022	v0.2	1.Change High Speed Connector signal type to Transceiver Port 4lanes. 2.Move XCVR_RX1/TX1 from M.2 Connector to High Speed Connector. 3.Add the XCVR_OC_REFCLK Signals to High Speed Connector P2C_CLK. 4.Add the HSIO73P/N Signals to High Speed Connector C2P_CLK. 5.Change the R171 vaule from 10K to 49.9K 1%. 6.Remove GPIO Expander and use some HSIO with level shift (U34,U35) to fill the lack pin of P8. 7.Add B0_HSIO76N Signal to P9_PIN9. 8.Configure P9_PIN19,PIN20 as IIC signals, and connect To High Speed Connector. 9.Change M2_W_DISABLE1 to HSIO74P. 10.Remove the PCM from M.2 Connector. 11.The schematic version number does not change, and it is v0.2.
Sep.01 2022	v0.2	1.Page5: Add High Speed Connector VIO Power Circuit and Use HSIO76N to enable the VIO Power. 2.Remove P9_PWR_BUT Signal. 3.The schematic version number does not change, and it is v0.2.
Sep.022 2022	v0.2	1.Page16:Change CSI Connector to 0.5K-DX-22PWB. 2.Page12:Change PCIE REFCLK of M2 connector to Synchronized clock. 3.The schematic version number does not change, and it is v0.2.
Sep.01 2023	Rev A	1.Page5:Add Overvoltage and Reverse polarity protection circuit to J1. 2.Page11:Add Some series resistance 100R to U11_CH0-6. 3.Page17:Change the XCVR1-3 Signals to meet PCIE requirements. 4.PChange PCB color to Red.

System Block Diagram



Power Tree Diagram





Connectors

Chips


Power supply




IIC Tree Diagram






LPDDR4_CONNECTION







JTAG/SPI Flash




Programming the SPI Flash Using External Master





JTAG for Tag-Connect cable




SPI Flash






USB OTG


CC logic Controller





USB PHY



USB TYPE C



POWER SWITCH



seeed studio

<https://www.seeedstudio.com>

Title: BeagleV-Fire

Size: A3

Document Number: 10_USB OTG TYPE C


Rev: V0.2

Draw By: JN.FUONG


Date: Monday, September 11, 2023

Sheet: 10 of 17


16-bit Delta-Sigma ADC





High PSRR LDO








M.2 Key E/XCVR











3.3V To 1V8 Level translator




3.3V To 1V8 Level translator




BeagleBoard Header

BANK0

BANK1



High Speed Exp Conn



BANK1

