
Schematic: Expansion Accessory

SHEET	SHEET NAME
01	Title/Revision History
02	System Block Diagram
03	Power Tree Diagram
04	IIC Tree
05	Power Supply
06	LPDDR4
07	eMMC/SD
08	JTAG/SPI Flash
09	Gigabit Ethernet
10	USB OTG TYPE C
11	ADC
12	M.2 Key E/XCVR
13	SoC BANK0/BANK2
14	SoC BANK1
15	SoC Power
16	MISC
17	Exp Conn


Revision History


DATE	REVISION	DESCRIPTION
May. 21 2021	v0.1	1. Initial
Aug. 19 2022	v0.2	1.Change MPU From MPFS250 to MPFS025. 2.Change Ethernet PHY From TI_DP83867CSRGZ to Realtek_RTL8211FS-CG. 3.Change High Speed Connector to QSH-020-01-F-D-DP-A. 4.P8,P9,CSI and High Speed Connector Some Pins Re-assignment. 5.SD Card is connected to the same SPI bus as the ADC. 6.Change User Button and Reset Signals GPIO. 7.Connect eMMC directly to MSS eMMC controller . 8.Change J4 to LPJG0933H11NL. 9.Change LPDDR4 to Samsung_K4F6E3S4HM-MGCJ. 10.Add the GPIO Expander Microchip_MCP23008-E/ML to expand GPIO.
Aug. 26 2022	v0.2	1.Change High Speed Connector signal type to Transceiver Port 4lanes. 2.Move XCVR_RX1/TX1 from M.2 Connector to High Speed Connector. 3.Add the XCVR_OC_REFCLK Signals to High Speed Connector P2C_CLK. 4.Add the HSIO73P/N Signals to High Speed Connector C2P_CLK. 5.Change the R171 vaule from 10K to 49.9K_1%. 6.Remove GPIO Expander and use some HSIO with level shift (U34,U35) to fill the lack pin of P8. 7.Add B0_HSIO76N Signal to P9_PIN9. 8.Configure P9_PIN19,PIN2O as IIC signals, and connect to High Speed Connector. 9.Change M2_W_DISABLE1 to HSIO74P. 10.Remove the PCM from M.2 Connector. 11.The schematic version number does not change, and it is v0.2.
Sep.01 2022	v0.2	1.Page5: Add High Speed Connector VIO Power Circuit and Use HSIO76N to enable the VIO Power. 2.Remove P9_PWR_BUT Signal. 3.The schematic version number does not change, and it is v0.2.
Sep.022 2022	v 0.2	1.Page16:Change CSI Connector to 0.5K-DX-22PWB. 2.Page12:Change PCIE REFCLK of M2 connector to Synchronized clock. 3.The schematic version number does not change, and it is v0.2.
Sep.01 2023	Rev A	1.Page5:Add Overvoltage and Reverse polarity protection circuit to J1 2.Page11:Add Some series resistance 100R to U11_CH0-6. 3.Page17:Change the XCVR1-3 Signals to meet PCIe requirements. 4.PChange PCB color to Red.







Power Tree Diagram VCC_1V USB_5V SYS_5V PolarFire SoC FPGA USB TYPE C DCDC 1.69A POWER INPUT 5V 3A MIC22950YML-TR 1.0V 8A VDD 1.0V 7.5A VCC_3V3 DCDC VDDAUX1 1.47A 1.9A 120mA MIC23303YML-TR VDDAUX2 3.3V 117mA VDD_5V 3.3V 3A VDDI1,VDDI2,VDDI3,VDDI5 VCC_2V5 Terminal Blocks Reverse & OVP 2PIN 3.5mm 220mA LDO VDD25 10mA 220mA 80mA Ideal Diode MIC5504-2.5YM5-TR VDDA25 50mA VDDAUX4 2.5V 2.5V 300mA 20mA VCC_1V0 120mA VDDI0,VDDI4,VDD18 114mA 200mA LDO 200mA 200mA MCP1725T-ADJE/MC AVDD 1.05V 200mA 1.0V 500mA 20mA VCC_1V8 VDDI6 1.1V 12mA DCDC 176mA 440mA Ethernet DP83867CSRGZ MIC23303YML-TR 1.8V 1A 140mA VDD25 2.5V 137mA 110mA VDDA 1.0V 108mA VCC_1V1 1 x LPDDR4 2xCH 2xDie 32bit DCDC 1.47A 360mA 1.45A VDDQ 1.1V 250mA MIC23303YML-TR VDD2 1.1V 1.2A 1.1V 3A 20mA VDD1 1.8V 12mA USB3340 OTG 40mA 640mA VBAT 5V 37mA ➤ VDDIO 3.3V 14mA USB3340 HOST 40mA VBAT 5V 37mA VDDIO 1.8V 14mA Connectors eMMC 60mA VCC 3.3V 55mA 80mA VCCQ 1.8V 80mA Chips PCIe M.2 Key E Type 1630 1A ➤ VDD3.3V Expansions 500mA ➤ VDD5V 500mA ➤ VDD3.3V https://www.seeedstudio.com seeed studio Title: BeagleV-Fire Rev: V0.2 03_Power Tree Diagram Draw By: JN.FUONG Date: Monday, October 09, 2023 Sheet: 3 of 17











JTAG/SPI Flash





Programming the SPI Flash Using External Master SPLEN OTP1 SPLMODE OTP2 SPLMOSI OTP3 SPLMISO OTP4 SPLSS OTP5 SPLSCK OTP6


JTAG for Tag-Connect cable




SPI Flash









16-bit Delta-Sigma ADC



High PSRR LDO









DQ12 HSIO32PB0/CLKIN_N_2/CCC_NW_CLKIN_N_2/CCC_NW_PLL1_OUT(

DOS HSIO28NB0

DQ6 HSIO28PB0

DQ7 HSIO29NB0 DQM0/DBI0 HSIO29PB0

DQ8 HSIO30NB0

DQ9 HSIO31NB0

DQ13 HSIO34NB0

DQ15 HSIO35NB0

HSIO30PB0/CLKIN_N_3/CCC_NW_CLKIN_N_3

DQS1_N HSIO33NB0/DQS

DQM1/DBI1 HSIO35PB0/CCC_NW_CLKIN_N_0

DQ10 HSIO31PB0/CCC_NW_PLL1_OUT1

DQ14 HSIO34PB0/CCC_NW_CLKIN_N_

[17] B0_HSIO13N_C2P_CLKN [17] B0_HSIO13P_C2P_CLKP

[9] PHY_RSTn [12] M2_W_DISABLE1

[17] B0_HSIO15N (17] B0_HSIO15P

[5] B0_HSIO16N_VIO_EN ([17] B0_HSIO16P

[12] M2_PEWAKEn [12] M2_W_DISABLE2

[17] B0_HSIO18N (17] B0_HSIO18P

[17] B0_HSIO19N (\(\right)\)

M2_PERST0n

USB0_RESETB

[17] M2_CLKREQ0n

HSIO13PB0/CCC NE PLL1 OUT1 ADDR9

HSIO16NB0 ADDR12/BC_n

HSIO17NB0 ADDR14/WE_n

HSIO17PB0 ADDR15/CAS n AA18
AB18
HSIO18NB0 ADDR16/RAS_n
HSIO18PB0/CLKIN N 7 BA0

HSIO20PB0/CLKIN N 6 BG1

V17

R15

W19 HSIO19NB0 BA1

HSIO19PB0 ACT_N

HSIO20NB0 BG0

m5s250_soc_fcv484

HSIO15NB0/DQS ADDR10/AP HSIO15PB0/DQS/CCC_NE_PLL1_OUT0 ADDR11

U18 HSIO14NB0 0DT1 HSIO14PB0/CLKIN_N_8/CCC_NE_CLKIN_N_8/CCC_NE_PLL1_OUT0 CS1_n

CAM_D0_N [16]

B0_CSI1_PWDN [17]

B0_HSIO29P [17]

B0_HSIO30N [17] B0_HSIO30P [17]

M2_UART_WAKEn [12] M2_I2C_ALTn [12]

PHY_INTn [9]
WARM_RST [16]

M2_UART_RTS [12]
M2_UART_CTS [12]

B0_HSIO34N [17] B0_HSIO34P [17]

M2_UART_RXD [12]
M2_UART_TXD [12]

https://www.seeedstudio.com

Rev:

V0.2


Sheet: 13 of 17

BeagleV-Fire

13_SoC BANK0/BANK2

Draw By: JN.FUONG Date: Monday, October 09, 2023

seeed studio



SoC BANK1

