


System Block Diagram




User Interface


Chip

REVA2


Power Tree Diagram




DC IN/Ideal Diode




VCC_3V3




VCC_2V5




VCCA_1V0




VCC_1V8




VCC_1V0




VCC_1V1





MAIN

		https://www.seeedstudio.com	
Title: Beagleboard FPGA		Rev: v0.1	
Size: A3	Document Number: 04_Power Supply	Draw By: Xiangnan	
Date: Monday, August 23, 2021		Sheet: 4 of 17	

LPDDR4_CONNECTION




eMMC/SD



EMMC16G-TB29-PZ90
VFBGA-153

MICRO SD CARD



MAIN




<https://www.seeedstudio.com>

Title: **Beagleboard FPGA**


Size: A3	Document Number: 06_eMMC/SD	Rev: v0.1
-------------	--------------------------------	--------------

Draw By: Xiangnan	Date: Monday, August 23, 2021	Sheet: 6 of 17
--------------------------	--------------------------------------	-----------------------

JTAG/SPI Flash




Programming the SPI Flash Using External Master




JTAG for Tag-Connect cable

TBD: USE OTHER CONNECTOR




SPI Flash




MAIN


Gigabit Ethernet




BACNK5



125MHz Oscillator




Strap options




USB OTG


CC logic Controller




USB PHY



USB TYPE C



POWER SWITCH




MAIN

USB HOST/ADC


REFCLK[2:0] = 011

REFSEL[2:0]	REFCLK Source
000	52.0 MHz
001	38.4 MHz
010	12.0 MHz
011	27.0 MHz
100	13.0 MHz
101	19.2 MHz
110	26.0 MHz
111	24.0 MHz


USB PHY



16-bit Delta-Sigma ADC




High PSRR LDO




MAIN

M.2 Key E/XCVR



XCVR



MAIN



<https://www.seeedstudio.com>

Title: Beagleboard FPGA

Size:
A3

Document Number

11_M.2 Key E/XCVR


Rev:
v0.1

Draw By: **Xiangnan**


Date: Monday, August 23, 2021


Sheet: 11 of 17



BANK0 HSIO 1.8V




BANK2 MSSIO 3.3V









Debug




EEPROM




USER




RESET




Power LED




LEDs





MHoles




MAIN

		https://www.seeedstudio.com	
Document Number: 15_MISC		Title: Beagleboard FPGA	
Size: A3	Document Number: 15_MISC	Rev: v0.1	Sheet: 15 of 17
Draw By: Xiangnan	Date: Tuesday, August 24, 2021		


BeagleBoard Header



High Speed Exp Conn



MIPI CSI



MAIN