

EECE6080 - HW 4

Max Thrun

December 4, 2013

Background & Design

The purpose of this lab was to implement a carry chain usable for for an n-bit adder. A diagram illustrating the relationship between the carry chain and the adders is shown below.




Figure 1: Carry Chain Design

An example of a 4-bit configuration where the carry chain is broken up into slices is shown below.




Figure 2: Top Level Design

The logic diagram for a single carry slice using only NAND gates and static inverters is shown below.




Figure 3: 1-Bit Carry Design

Translating the design into a dynamic NP zipper we achieve the schematic shown below




Figure 4: 1-Bit Carry Design Dynamic CMOS

Part 1

A library was created which housed subcircuits for each of the various components used to construct the carry chain. The relevant lines for Part 1 are shown below below.

```

1  .include ../models/model_t36s.sp
2
3  * FET Parameters
4  .param l = 0.6u
5  .param pw = 0.9u
6  .param nw = 0.9u
7  .param ld = 2.0u
8
9  * P-NAND
10 .subckt pnand a b f clk vdd gnd
11     mp1      vdd      clk      t12      vdd pfet w=pw l=l ad=(ld*pw) as=(ld*pw) pd=(2*ld+2*pw) ps=
12     mp2      t12      a        f        vdd pfet w=pw l=l ad=(ld*pw) as=(ld*pw) pd=(2*ld+2*pw) ps=
13     mp3      t12      b        f        vdd pfet w=pw l=l ad=(ld*pw) as=(ld*pw) pd=(2*ld+2*pw) ps=
14     mn4      f        clk      gnd      gnd nfet w=nw l=l ad=(ld*nw) as=(ld*nw) pd=(2*ld+2*nw) ps=
15 .ends
16
17 * N-NAND
18 .subckt nnand a b f clk vdd gnd
19     mp1      vdd      clk      f        vdd pfet w=pw l=l ad=(ld*pw) as=(ld*pw) pd=(2*ld+2*pw) ps=
20     mn2      f        a        t23      gnd nfet w=nw l=l ad=(ld*nw) as=(ld*nw) pd=(2*ld+2*nw) ps=
21     mn3      t23      b        t34      gnd nfet w=nw l=l ad=(ld*nw) as=(ld*nw) pd=(2*ld+2*nw) ps=
22     mn4      t34      clk      gnd      gnd nfet w=nw l=l ad=(ld*nw) as=(ld*nw) pd=(2*ld+2*nw) ps=
23 .ends
24
25 * Inverter
26 .subckt inv a f vdd gnd
27     mp      vdd      a        f        vdd pfet w=pw l=l ad=(ld*pw) as=(ld*pw) pd=(2*ld+2*pw) ps=(2*ld+2*pw)
28     mn      f        a        gnd      gnd nfet w=nw l=l ad=(ld*nw) as=(ld*nw) pd=(2*ld+2*nw) ps=(2*ld+2*nw)
29 .ends

```

Listing 1: Library

Using the library it was trivial to instantiate and test each component of my design.

```

1  * Max Thrun HW4 Part 1 P-Nand
2
3  .include ../models/library.sp
4
5  vdd vdd gnd 5V
6
7  xpnanand a b f clk vdd gnd pnand
8
9  .param f = 200meg
10 *.param f = 530meg
11
12 vclk      clk      gnd PULSE(0V 5V '(1/f)/2' 0 0 '(1/f)/2' '1/f')
13 va        a        gnd PULSE(5V 0V 10n 0 0 10n 20n)
14 vb        b        gnd PULSE(5V 0V 10n 0 0 10n 20n)
15
16 .option post
17 .tran 0.01n 30n
18
19 .end

```

Listing 2: P NAND

```
1 * Max Thrun HW4 Part 1 N-Nand
2
3 .include ../models/library.sp
4
5 vdd vdd gnd 5V
6
7 xnnand a b f clk vdd gnd nnand
8
9 *.param f = 200meg
10 .param f = 940meg
11
12 vclk      clk      gnd PULSE(0V 5V '(1/f)/2' 0 0 '(1/f)/2' '1/f')
13 va        a        gnd PULSE(0V 5V 10n 0 0 10n 20n)
14 vb        b        gnd PULSE(0V 5V 10n 0 0 10n 20n)
15
16 .option post
17 .tran 0.01n 30n
18
19 .end
```

Listing 3: N NAND

```
1 * Max Thrun HW4 Part 1 Inverter
2
3 .include ../models/library.sp
4
5 vdd vdd gnd 5V
6
7 xinva a f vdd gnd inv
8
9 va      a      gnd PULSE(0V 5V 10n 0 0 10n 20n)
10
11 .option post
12 .tran 0.01n 30n
13
14 .end
```

Listing 4: Inverter

The result of the P NAND simulation is shown below. It is clocked at a low clock speed (200MHz) to ensure a full 0-5V swing on the output. From this simulation we can measure the 10-90% rise and fall times and use this to estimate the max clock speed.




Figure 5: P NAND Simulation Result

The clock speed was then increased until the output dipped below 4.5V (90% of 5V). The max speed of the P NAND was found to be about **530MHz**.




Figure 6: P NAND Simulation Result (Max Clock)

The result of the N NAND simulation is shown below. Again, it was initially clocked at a lower clock speed (200MHz) in order to measure the rise and fall of the full 0-5V swing.




Figure 7: N NAND Simulation Result

The clock speed was then increased until the output dipped below 4.5V (90% of 5V). The max speed of the N NAND was found to be **940MHz**.




Figure 8: N NAND Simulation Result (Max Clock)

A simulation of the static inverter was also done the results of which are shown below.




Figure 9: Inverter Simulation Result

Timing Summary

Component	Rise Time	Fall Time	Max Clock Speed
P NAND	829.91p	284.02p	530MHz
N NAND	565.57p	364.07p	940MHz
Inverter	256.14p	114.73p	2.7GHz (calculated)

Table 1: Gate Timing Summary

Part 2

A subcircuit was added to the library which instantiates and connects the components needed to construct a carry slice.

```

1
2 * Carry Slice
3 .subckt carry p g ci co nclk pclk vdd gnd
4     Xnnand p ci f1 nclk vdd gnd nnand
5     Xinv g f2 vdd gnd inv
6     Xpnand f1 f2 co pclk vdd gnd pnand
7 .ends
8
9 .end

```

Listing 5: Library

The carry slice was then instantiated and run through a simulation which exercises the worst case inputs. For our carry slice the worst case condition is when P is held at 5V, G is held at 0V. A change to CI in the condition directly changes CO.

```

1 * Max Thrun HW4 Part 2
2
3 .include ../models/library.sp
4
5 VDD vdd gnd 5V
6
7 Xcarry p g ci co nclk pclk vdd gnd carry
8
9 *.param f = 125meg
10 .param f = 380meg
11
12 vpclk pclk gnd PULSE(5V 0V '(1/f)/2' 0 0 '(1/f)/2' '1/f')
13 vnclk nclk gnd PULSE(0V 5V '(1/f)/2' 0 0 '(1/f)/2' '1/f')
14 vci ci gnd PULSE(0V 5V 10n 0 0 10n 20n)
15 vp p gnd PWL(0n 5V)
16 vg g gnd PWL(0n 0V)
17
18 .option post
19 .tran 0.01n 30n
20
21 .end

```

Listing 6: Part 2 Spice File

The simulation was first run with a slow clock of 125MHz in order to measure the full rise and fall time.




Figure 10: Part 2 Simulation Result

The clock was then increased until the output only reached 90% of 5V (4.5V). The max clock speed was found to be **380MHz**.




Figure 11: Part 2 Simulation Result (Max Clock Speed)

Part 3

Constructing a 4-bit carry chain was achieved by simply instantiating 4 carry slices and chaining the carries together. The same worst case conditions were setup for each slice which allows for a pulse at slice 0 to propagate all the way through the last slice, slice 3.

```

1  * Max Thrun HW4 Part 3
2
3  .include ../models/library.sp
4
5  VDD vdd gnd 5V
6
7  Xcarry0 p_0 g_0 ci co_0 nclk pclk vdd gnd carry
8  Xcarry1 p_1 g_1 co_0 co_1 nclk pclk vdd gnd carry
9  Xcarry2 p_2 g_2 co_1 co_2 nclk pclk vdd gnd carry
10 Xcarry3 p_3 g_3 co_2 co_3 nclk pclk vdd gnd carry
11
12 .param f = 117meg
13
14 vpclk    pclk    gnd PULSE(5V 0V '(1/f)/2' 0 0 '(1/f)/2' '1/f')
15 vnclk    nclk    gnd PULSE(0V 5V '(1/f)/2' 0 0 '(1/f)/2' '1/f')
16 vci      ci      gnd PULSE(0V 5V 10n 0 0 10n 20n)
17
18 vp_0     p_0     gnd PWL(0n 5V)
19 vp_1     p_1     gnd PWL(0n 5V)
20 vp_2     p_2     gnd PWL(0n 5V)
21 vp_3     p_3     gnd PWL(0n 5V)
22
23 vg_0     g_0     gnd PWL(0n 0V)
24 vg_1     g_1     gnd PWL(0n 0V)
25 vg_2     g_2     gnd PWL(0n 0V)
26 vg_3     g_3     gnd PWL(0n 0V)
27
28 .option post
29 .tran 0.01n 30n
30
31 .end

```

Listing 7: Part 3 Spice File

The simulation result for the 4-bit configuration is shown below. We can clearly see the input pulse propagate between each slice with each slice adding some delay. The total propagation delay was found to be **3.688ns**. For this simulation we skipped to directly changing the clock speed until the amplitude of the last carry out was 90% of 5V (4.5V). We found the max clock speed to be **117MHz**.




Figure 12: Part 3 Simulation Result

Part 4

In order to find the minimum clock speed I first set CI of the first slice to be constant value of 0V. This should result in the output being flat lined at 0V. I then decreased the clock speed until I found an interesting glitch started to become prominent around **1.75KHz**

```

1  * Max Thrun HW4 Part 4
2
3  .include ../models/library.sp
4
5  VDD vdd gnd 5V
6
7  Xcarry0 p_0 g_0 ci co_0 nclk pclk vdd gnd carry
8  Xcarry1 p_1 g_1 co_0 co_1 nclk pclk vdd gnd carry
9  Xcarry2 p_2 g_2 co_1 co_2 nclk pclk vdd gnd carry
10 Xcarry3 p_3 g_3 co_2 co_3 nclk pclk vdd gnd carry
11
12 .param f = 1.75K
13 *.param f = 500
14
15 vpclk pclk gnd PULSE(5V 0V '(1/f)/2' 0 0 '(1/f)/2' '1/f')
16 vnclk nclk gnd PULSE(0V 5V '(1/f)/2' 0 0 '(1/f)/2' '1/f')
17 vci ci gnd PWL(0n 0V)
18
19 vp_0 p_0 gnd PWL(0n 5V)
20 vp_1 p_1 gnd PWL(0n 5V)
21 vp_2 p_2 gnd PWL(0n 5V)
22 vp_3 p_3 gnd PWL(0n 5V)
23
24 vg_0 g_0 gnd PWL(0n 0V)
25 vg_1 g_1 gnd PWL(0n 0V)
26 vg_2 g_2 gnd PWL(0n 0V)
27 vg_3 g_3 gnd PWL(0n 0V)
28
29 .option post
30 .tran 0.01n '1.5*(1/f)'
31
32 .end

```

Listing 8: Part 4 Spice File

The figure below shows the glitch at 1.7KHz starting to cross 0.5V.




Figure 13: Part 4 Simulation Result

Decreasing the frequency even further we find that the glitch seems to have two linear regions and eventually climbs all the way to 5V.




Figure 14: Part 4 Simulation Result

Final Timing Summary

Component	Max Clock Speed
P NAND	530MHz
N NAND	940MHz
1-Bit Carry	380MHz
4-Bit Carry	117MHz

Table 2: Final Timing Summary

What was learned

This homework provided a great example of designing with dynamic logic. I found it to be a lot trickier than designing with static logic as you have to ensure that your clock is running within the small 'working' window. I also found the results of part 4 really interesting. I did not initially expect anything like what I observed. I am still not exactly sure how the carry outputs are climbing like they are so more time is needed to investigate the root cause. Overall this homework allowed me to explore a new area of digital design that I had not previously experienced at all.