

# ***INTRANEX***

INTRANEX is a **programmable interconnect network** that accepts a N bit input W and produces a N bit output Z. The interconnect can be programmed to realize any mapping from W to Z.

---

*University of Cincinnati - EECE6080*  
FALL 2013

Max Thrun  
973 919 6593  
max.thrun@gmail.com  
(Coordinator)

Xiaohu Qi  
513 652 2075  
qixiaohuihaha@gmail.com

# Contents

<b>1</b>	<b>Part 1</b>	<b>9</b>
1.1	Pinout Diagram . . . . .	10
1.2	Chip Functionality . . . . .	12
1.2.1	Configuring the Programmable Interconnect Network . . . . .	12
1.2.2	Loading and reading a value . . . . .	12
1.2.3	Test Mode . . . . .	13
1.3	Design Decisions . . . . .	13
1.4	Block Diagrams . . . . .	14
1.4.1	Top Level . . . . .	14
1.4.2	Top Level With Test Mode . . . . .	14
1.4.3	Top Level Bit Sliced . . . . .	15
1.4.4	Parallel Load Shift Register . . . . .	16
1.4.5	Programmable Interconnect Network . . . . .	17
1.5	VHDL Models . . . . .	18
1.5.1	Top Level . . . . .	18
1.5.2	PIN . . . . .	19
1.5.3	PIN Slice . . . . .	20
1.5.4	Shifter . . . . .	21
1.5.5	Shifter Slice . . . . .	22
1.5.6	Gates . . . . .	23
1.6	VHDL Test Benches . . . . .	24
1.6.1	Top Level Functional . . . . .	24
1.6.2	Top Level Test Mode . . . . .	26
1.6.3	PIN Slice . . . . .	27
1.6.4	Shifter Slice . . . . .	28
1.7	VHDL Test Bench Results . . . . .	29
1.7.1	Top Level Functional . . . . .	29
1.7.2	Top Level Test Mode . . . . .	29
1.8	Work Division . . . . .	29

<b>2</b>	<b>Part 2</b>	<b>30</b>
2.1	Slice Layout . . . . .	31
2.1.1	PIN Slice Layout . . . . .	31
2.1.2	Shift Slice Layout . . . . .	32
2.2	Slice IRSIM Results . . . . .	33
2.2.1	PIN Slice IRSIM Results . . . . .	33
2.2.2	Shift Slice IRSIM Results . . . . .	35
2.3	Slice Spice Results . . . . .	37
2.3.1	PIN Slice Spice Results . . . . .	37
2.3.2	Shift Slice Spice Results . . . . .	39
2.4	Gate Spice Results . . . . .	41
2.4.1	DFFPOSX1 Spice Results . . . . .	41
2.4.2	AOI21X1 Spice Results . . . . .	42
2.4.3	MUX2X1 Spice Results . . . . .	43
2.4.4	INVX1 Spice Results . . . . .	44
2.4.5	Leaf Component Delay Summary . . . . .	44
2.5	VHDL Models With Timing . . . . .	45
2.6	VHDL Testbench Results With Timing . . . . .	46
2.6.1	VHDL Slice Testbench With Delays Waveform . . . . .	46
2.6.2	VHDL Top Level Testbench With Delays Waveform . . . . .	46
2.7	Final Simulation Comparision . . . . .	47
2.8	Floor Plan . . . . .	48
2.9	Major Design Decisions . . . . .	49
2.10	Work Division . . . . .	49
<b>3</b>	<b>Part 3</b>	<b>50</b>
3.1	Chip Layout . . . . .	51
3.1.1	PIN Layout . . . . .	51
3.1.2	Shifter Layout . . . . .	51
3.1.3	Overall Layout . . . . .	52
3.2	Users Guide . . . . .	54
3.3	Test Strategy . . . . .	55
3.3.1	Independent Logic Gates . . . . .	55
3.3.2	Independent Slices . . . . .	55
3.3.3	Test Mode . . . . .	55
3.3.4	Internal Signals . . . . .	55
3.3.5	Function Test . . . . .	55
3.4	Chip Architecture . . . . .	56
3.5	Simulation Results . . . . .	57

3.5.1	Test Mode . . . . .	57
3.5.2	Functional Mode . . . . .	58
3.5.3	Timing Analysis . . . . .	62
3.6	Work Division . . . . .	62

# List of Figures

1.1	Pinout Diagram . . . . .	10
1.2	PIN Configuration . . . . .	12
1.3	Loading a value . . . . .	12
1.4	Loading a value and reading the result . . . . .	12
1.5	Enabling test mode and loading all DFFs . . . . .	13
1.6	3 INTRANEX Chain . . . . .	13
1.7	Top Level Block Diagram (3-Bit Configuration) . . . . .	14
1.8	Top Level Block Diagram Showing Test Mode Logic (3-Bit Configuration) . . . . .	14
1.9	Top Level Bit Sliced Block Diagram (3-Bit Configuration) . . . . .	15
1.10	Parallel Load Bit-Sliced Shifter Register (3-Bit Configuration) . . . . .	16
1.11	Parallel Load Shifter Register Bit-Slice . . . . .	16
1.12	Bit-Sliced Programmable Interconnect Network (3-Bit Configuration) . . . . .	17
1.13	Programmable Interconnect Network Bit-Slice . . . . .	17
1.14	Top Level Generated RTL Diagram . . . . .	18
1.15	Pin Generated RTL Diagram . . . . .	19
1.16	Pin Slice Generated RTL Diagram . . . . .	20
1.17	Shifter Generated RTL Diagram . . . . .	21
1.18	Shifter Slice Generated RTL Diagram . . . . .	22
1.19	Top Level Functional Test Bench Waveform . . . . .	29
1.20	Top Level Test Mode Test Bench Waveform . . . . .	29
2.1	PIN Slice Layout . . . . .	31
2.2	PIN Slice Layout Internal . . . . .	31
2.3	PIN Slice Layout . . . . .	32
2.4	PIN Slice Layout Internal . . . . .	32
2.5	PIN Slice IRSIM Functional Results . . . . .	33
2.6	PIN Slice Critical Path . . . . .	34
2.7	PIN Slice IRSIM Critical Path Delay . . . . .	34
2.8	Shift Slice IRSIM Functional Results . . . . .	35
2.9	Shift Slice Critical Path . . . . .	36

2.10 Shift Slice IRSIM Critical Path Delay . . . . .	36
2.11 PIN Slice Spice Functional Results . . . . .	37
2.12 PIN Slice Spice Critical Path Delay . . . . .	38
2.13 Shift Slice Spice Functional Results . . . . .	39
2.14 Shift Slice Spice Critical Path Delay . . . . .	40
2.15 DFFPOSX1 Spice Results . . . . .	41
2.16 AOI21X1 Spice Results . . . . .	42
2.17 MUX2X1 Spice Results . . . . .	43
2.18 INVX1 Spice Results . . . . .	44
2.19 VHDL PIN Slice With Delays Waveform . . . . .	46
2.20 VHDL Shift Slice With Delays Waveform . . . . .	46
2.21 VHDL Top Level Functional Test Bench With Delays Waveform . . . . .	46
2.22 VHDL Top Level Test Mode Test Bench With Delays Waveform . . . . .	46
2.23 Floor Plan Diagram . . . . .	48
3.1 PIN Layout . . . . .	51
3.2 Shifter Layout . . . . .	51
3.3 Overall Layout . . . . .	52
3.4 Overall Layout (Flattened) . . . . .	53
3.5 PIN Configuration Example . . . . .	54
3.6 Loading the input vector and reading the result . . . . .	54
3.7 Intranex Test Mode IRSIM Result . . . . .	57
3.8 Intranex Functional Mode IRSIM Result . . . . .	58
3.9 Intranex Functional Mode IRSIM Result (zoomed) . . . . .	58
3.10 Automated Testing Screenshot . . . . .	59

# List of Tables

1.1	Pin Descriptions . . . . .	11
1.2	Task Assignment . . . . .	29
2.1	PIN Slice IRSIM Critical Path Delays . . . . .	34
2.2	Shift Slice IRSIM Critical Path Delays . . . . .	36
2.3	PIN Slice Spice Critical Path Delays . . . . .	38
2.4	Shift Slice Spice Critical Path Delays . . . . .	40
2.5	DFFPOSX1 Delays . . . . .	41
2.6	AOI21X1 Delays . . . . .	42
2.7	MUX2X1 Delays . . . . .	43
2.8	INVX1 Delays . . . . .	44
2.9	Worst Case Delay Summary . . . . .	44
2.10	Critical Path Delay Comparison . . . . .	47
2.11	Task Assignment . . . . .	49
3.1	Task Assignment . . . . .	62

# Listings

1.1	Top Level VHDL Module . . . . .	18
1.2	PIN VHDL Module . . . . .	19
1.3	PIN Slice VHDL Module . . . . .	20
1.4	Parallel Load Shifter VHDL Module . . . . .	21
1.5	Parallel Load Shifter Slice VHDL Module . . . . .	22
1.6	AOI21X1 VHDL Module . . . . .	23
1.7	DFFPOSX1 VHDL Module . . . . .	23
1.8	INVX1 VHDL Module . . . . .	23
1.9	MUX2X1 VHDL Module . . . . .	23
1.10	Top Level VHDL Test Bench . . . . .	24
1.11	Python Vector Generator . . . . .	25
1.12	Top Level Test Mode VHDL Test Bench . . . . .	26
1.13	PIN Slice VHDL Test Bench . . . . .	27
1.14	Parallel Load Shifter Slice VHDL Test Bench . . . . .	28
2.1	Python PIN Slice IRSIM CMD File Generator . . . . .	33
2.2	Python Shift Slice IRSIM CMD File Generator . . . . .	35
2.3	Python PIN Slice Spice File Generator . . . . .	37
2.4	Python Shift Slice Spice File Generator . . . . .	39
2.5	Python DFFPOSX1 Spice File Generator . . . . .	41
2.6	Python AOI21X1 Spice File Generator . . . . .	42
2.7	Python MUX2X1 Spice File Generator . . . . .	43
2.8	Python INVX1 Spice File Generator . . . . .	44
2.9	AOI21X1 VHDL Module With Delay . . . . .	45
2.10	DFFPOSX1 VHDL Module With Delay . . . . .	45
2.11	INVX1 VHDL Module With Delay . . . . .	45
2.12	MUX2X1 VHDL Module With Delay . . . . .	45
3.1	Intranex Test Mode IRSIM CMD File . . . . .	57
3.2	Python Intranex Automated Tester . . . . .	60
3.3	Delay Parser . . . . .	62



# Chapter 1

## Part 1

## 1.1 Pinout Diagram

The pinout diagram for INTRANEX is shown below in Figure 1.1. Pins that are currently unutilized will be assigned to various internal logic signals once the floorplan is finalized. Note the symmetry of the core functionality. This was done so that multiple INTRANEX chip can be directly chained together with minimal routing effort during PCB layout.




Figure 1.1: Pinout Diagram

The table below shows each pin and its corresponding name, type, and a brief description of its functionality. Type is of either I (Input), O (Output), or P (Power).

Pin #	Name	Type	Description
1	TPCI	I	Test pin slice clock input
2	TPQI	I	Test pin slice serial input
3	TII	I	Test inverter input
4	TIO	O	Test interter output
5	PCLKI	I	PIN clock input
6	PSI	I	PIN serial input
7	TESTI	I	Test Mode enable input
8	SI	I	Serial input
9	LDI	I	Parallel load input
10	SCLKI	I	Serial clock input
11	W0	O	W0 Debug Output
12	W1	O	W0 Debug Output
13	W2	O	W0 Debug Output
14	W3	O	W0 Debug Output
15	W4	O	W0 Debug Output
16	GND	P	–
17	W12	O	W0 Debug Output
18	W13	O	W0 Debug Output
19	W14	O	W0 Debug Output
20	W15	O	W0 Debug Output
21	SCLKO	O	Serial clock output
22	LDO	O	Parallel load output
23	SO	O	Serial output
24	TESTO	O	Test Mode enable output
25	PSO	O	PIN serial output
26	PCLKO	O	PIN clock output
28	TFC	I	Test flip-flop clock input
29	TFD	I	Test flip-flop D input
30	TFQ	O	Test flop-flop Q output
31	TSSO	O	Test shift slice serial output
32	TSZ	I	Test shift slice parallel input
33	TSCI	I	Test shift slice clock input
34	TSLDI	I	Test shift slice load input
35	TSSI	I	Test shift slice serial input
36	VDD	P	–
37	TPQO	O	Test pin slice serial output
38	TPZO	O	Test pin slice row output
39	TPWI	I	Test pin slice coloumn
40	TPZI	I	Test pin slice row input

**Table 1.1:** Pin Descriptions

## 1.2 Chip Functionality

The major function of this chip is to take an N bit input and translate any bit position to any other position. This allows for commonly desired functionality such as bit reversing or nibble swapping. To accomplish this we use a N by N bit interconnect network known as the PIN (Programmable Interconnect Network). The PIN is configured to perform the desired bit mappings by clocking in the mappings using the PSI (PIN Shift Input) and PCLKI (PIN Clock Input) pins. The value to be manipulated, called the Input Value, Shift Value or Shifter Value, is then clocked in serially using the SI (Shifter Input) and SCLKI (Shifter Clock Input) pins. To obtain the result the LDI (Load Input) pin is pulled high and the SCLKI pin is pulsed to latch the result in to the shift register. Once the result is latched the LDI pin is de-asserted and the result can be clocked out of the SO (Shifter Output) pin. Note that the input value is clocked in MSB first and the output value is clocked out MSB first as well.

### 1.2.1 Configuring the Programmable Interconnect Network

A timing diagram illustrating the PIN configuration process for a 3-Bit INTRANEX is shown below. For a 3-Bit input value a 3x3 grid is required resulting in a PIN configuration vector of 9 Bits. The mapping for each of these bits is also labeled and will be explained further in later sections.




Figure 1.2: PIN Configuration

### 1.2.2 Loading and reading a value

Loading an input value is achieved by clocking the value in on the SI pin using the SCLKI pin. The LDI pin must be held low during this operation. The diagram below illustrates this process and shows the bit definitions of the value being clocked in.




Figure 1.3: Loading a value

After the value has been loaded in the result is clocked out in a similar fashion. To first latch the result the LDI pin needs to be held high and the SCLKI pin pulsed. The MSB of the result is now available on the SO pin. The LDI pin should now be held low while clocking out the remaining result bits.




Figure 1.4: Loading a value and reading the result

### 1.2.3 Test Mode

Test Mode is enabled by pulling the **TESTI** pin high. When this occurs the output of the internal input value shift register is rerouted to connect to the input of the PIN network bypassing its normal **PSI** input. Additionally the **SCLK0** signal is also routed to the PIN bypassing its normal **PCLKI** signal. Finally the **PS0** signal is routed to the **S0** pin. This allows values that are clocked in via the **SI** pin to propagate through the shifter and then through the PIN and then out the **S0** pin. The fact that the values come out the **S0** pin allows multiple **INTRANEX** chips to be directly chained and tested in circuit using only the **SI** and **SCLKI** pins of the first chip in the chain. Note that the **LDI** pin must be held low during this entire operation in order to ensure proper shifting through the input value shift register.




Figure 1.5: Enabling test mode and loading all DFFs

## 1.3 Design Decisions

When evaluating design concepts and possible solutions we prioritized a few key factors that we wanted to achieve. The first is a fully bit-sliced solution where each slice can directly connect to the next with minimal wiring overhead and zero additional logic. This will allow us to utilize **Magics Array** functionality to quickly build up our chip and allow us to easily scale to any desired size. As we see in later sections we were able to achieve a fully bit-sliced design with zero logic overhead.

In order to achieve totally minimized wiring overhead it would be necessary to design two different slice layouts, one of which is mirrored and flipped. This would allow each slice row in the PIN to share a power rail with the rows above and below it and also minimize the length of the row-to-row wiring. This design however greatly increases the complexity of the VHDL design as wiring the rows together becomes trickier. Additionally we would have to maintain two different versions of the PIN slices. We decided to instead go with a design where all slices are exactly identical and the interconnect between them is linear. This allows for easier calculation of PIN configuration values as every row has the same index order. The only real disadvantage to this design is that we will require long interconnects between slices. We are assuming for now that even with the added capacitance of these long interconnects we will still be able to achieve max clock speeds of greater than 50Mhz. By progress report 2 we will have layout simulation results to confirm this.

As stated earlier an important goal for us was to be able to directly chain multiple **INTRANEX** chips together. Our current design achieves this and an example chain showing 3 **INTRANEX**s chained together is shown below. Note that the pin layout in this diagram matches that of the actual layout we plan on implementing.




Figure 1.6: 3 INTRANEX Chain

## 1.4 Block Diagrams

### 1.4.1 Top Level

A top level block diagram for a 3-bit INTRANEX is shown below. The top module is the PIN and the bottom module is the parallel load shift register. Test mode logic has been excluded to more clearly illustrate the core functionality.




Figure 1.7: Top Level Block Diagram (3-Bit Configuration)

### 1.4.2 Top Level With Test Mode

The same top level diagram is shown with the addition of the test mode logic. The test mode logic simply consists of 3 2:1 multiplexers that redirect the output of the shift register to the input of the PIN and the output of the PIN to what is normally the output of the shift register. In other words, it wires in the PIN between the shifter and the shifters normal output pins.





Figure 1.8: Top Level Block Diagram Showing Test Mode Logic (3-Bit Configuration)

### 1.4.3 Top Level Bit Sliced

The diagram below shows a bit sliced version of the top level diagram shown in Figure 1.7. We can see how each slice is directly connected together with zero interfacing logic as well as the long row-to-row connections as discussed earlier.



**Figure 1.9:** Top Level Bit Sliced Block Diagram (3-Bit Configuration)

### 1.4.4 Parallel Load Shift Register

#### Bit-slicing Scheme

Looking at just the shift register we can see that it is a parallel load parallel output shifter that is easily extendable by simply tacking on additional slices.




Figure 1.10: Parallel Load Bit-Sliced Shifter Register (3-Bit Configuration)

#### Bit-Slice

Looking at the internals of a single shift slice we can see that is is just a 2:1 multiplexer and a D Flip Flop. The multiplexer determines if the slice should load either the value from the previous slice (SI) or the parallel input (Z). When LDI is 0 it uses the value of the previous slice and when it is a 1 it uses the parallel load value.




Figure 1.11: Parallel Load Shifter Register Bit-Slice



### 1.4.5 Programmable Interconnect Network

#### Bit-slicing Scheme

The diagram below shows just the PIN in bit-slice form. One of the design decisions made while determining the slice interconnects was to also pass the PCLK from slice to slice. The alternative was to simply connect each slice's PCLKI to the main PCLKI pin at a higher level. We wanted to avoid as much manual layout as possible so it determined to be easier and cleaner to route the clock in such a way that it would be automatically connected when we layout the slice array.




Figure 1.12: Bit-Sliced Programmable Interconnect Network (3-Bit Configuration)

#### Bit-Slice

The PIN bit-slices, one of which is shown below, is what drive the whole functionality of our chip. WI is the input values bit for the current column. If that bit is set and this slice is configured as 'connected' we want to output a logic high on the Z bus simultaneously. We cannot, however, just simply AND these two values together and attach it to the bus as this would allow for multiple slices to drive or sink the bus. To avoid this we use an OR gate to determine if the slice behind us is outputting a 1. If so we just pass it along. If we want to output a 1 it is also no problem as the OR will accommodate us as well.




Figure 1.13: Programmable Interconnect Network Bit-Slice

## 1.5 VHDL Models

### 1.5.1 Top Level

```

1  library ieee;
2  use ieee.std_logic_1164.all;
3
4  entity top is
5      generic(
6          n : integer := 3
7      );
8      port(
9          psi : in  std_logic;
10         pso : out std_logic;
11         pclk : in  std_logic;
12         si : in  std_logic;
13         so : out std_logic;
14         sclk : in  std_logic;
15         ld : in  std_logic;
16         test : in  std_logic;
17     );
18 end top;
19
20 architecture rtl of top is
21
22     -- output of pin
23     signal z : std_logic_vector((n-1) downto 0) := (others => '0');
24     -- parallel output of shifter
25     signal w : std_logic_vector((n-1) downto 0) := (others => '0');
26
27     signal pin_clk : std_logic;
28     signal pin_psi : std_logic;
29     signal pin_pso : std_logic;
30     signal shift_out : std_logic;
31
32 begin
33
34     -- test mode mux connects shifter and pin together
35     test_mux_1 : entity work.mux2x1 port map(pclk, sclk, test, pin_clk);
36     test_mux_2 : entity work.mux2x1 port map(psi, shift_out, test, pin_psi);
37     test_mux_3 : entity work.mux2x1 port map(shift_out, pin_pso, test, so);
38
39     pin : entity work.pin
40     generic map(
41         n => n
42     )
43     port map(
44         clk => pin_clk,
45         psi => pin_psi,
46         pso => pin_pso,
47         z => z,
48         w => w
49     );
50
51     pso <= pin_pso;
52
53     shifter : entity work.shift
54     generic map(
55         n => n
56     )
57     port map(
58         clk => sclk,
59         si => si,
60         so => shift_out,
61         ld => ld,
62         z => z,
63         w => w
64     );
65
66 end rtl;

```

Listing 1.1: Top Level VHDL Module




Figure 1.14: Top Level Generated RTL Diagram

## 1.5.2 PIN

```

1  library ieee;
2  use ieee.std_logic_1164.all;
3
4  entity pin is
5      generic(
6          n : integer := 3
7      );
8      port(
9          clk : in  std_logic;
10         psi : in  std_logic;
11         pso : out std_logic;
12         z   : out std_logic_vector((n-1) downto 0);
13         w   : in  std_logic_vector((n-1) downto 0)
14     );
15 end pin;
16
17 architecture rtl of pin is
18
19     component pin_slice is
20         port(
21             zi : in  std_logic;
22             qi : in  std_logic;
23             wi : in  std_logic;
24             ci : in  std_logic;
25             zo : out std_logic;
26             qo : out std_logic;
27             wo : out std_logic;
28             co : out std_logic
29         );
30     end component;
31
32     -- carry.array(row, col)
33     type carry_array is array (0 to n, 0 to n) of std_logic;
34     signal zc : carry_array;
35     signal cc : carry_array;
36     signal wc : carry_array;
37     signal qc : carry_array;
38
39     begin
40
41         -- setup first and last inputs for each row
42         z_connect : for i in 0 to n-1 generate
43             zc(i, 0) <= '0';
44             z(i) <= zc(i, n);
45         end generate;
46
47         -- setup first inputs for each column
48         w_connect : for i in 0 to n-1 generate
49             wc(0, i) <= w(i);
50         end generate;
51
52         -- setup row transfer
53         -- (last output of row to first input of next row)
54         r_connect : for i in 0 to n-2 generate
55             qc(i, 0) <= qc(i+1, n);
56             cc(i, 0) <= cc(i+1, n);
57         end generate;
58
59         -- connect external inputs
60         qc(n-1, 0) <= psi;
61         cc(n-1, 0) <= clk;
62         pso <= qc(0, n);
63
64         -- generate the grid of slices
65         pin_z_gen : for zz in 0 to n-1 generate
66             pin_w_gen : for ww in 0 to n-1 generate
67                 pin_i : pin_slice port map(
68                     zi => zc(zz, ww),
69                     qi => qc(zz, ww),
70                     wi => wc(zz, ww),
71                     ci => cc(zz, ww),
72                     zo => zc(zz, ww+1),
73                     qo => qc(zz, ww+1),
74                     wo => wc(zz+1, ww),
75                     co => cc(zz, ww+1)
76                 );
77             end generate;
78         end generate;
79
80     end rtl;

```

Listing 1.2: PIN VHDL Module




Figure 1.15: Pin Generated RTL Diagram


### 1.5.3 PIN Slice

```

1  library ieee;
2  use ieee.std_logic_1164.all;
3
4  entity pin_slice is
5      port(
6          zi : in std_logic;
7          qi : in std_logic;
8          wi : in std_logic;
9          ci : in std_logic;
10         zo : out std_logic;
11         qo : out std_logic;
12         wo : out std_logic;
13         co : out std_logic;
14     );
15 end pin_slice;
16
17 architecture rtl of pin_slice is
18
19     signal g1_o : std_logic := '0';
20     signal g2_o : std_logic := '0';
21
22 begin
23
24     g1 : entity work.dffposx1 port map(ci, qi, g1_o);
25     g2 : entity work.aoi21x1 port map(wi, g1_o, zi, g2_o);
26     g3 : entity work.invx1 port map(g2_o, zo);
27
28     -- pass through
29     co <= ci;
30     wo <= wi;
31     qo <= g1_o;
32
33 end rtl;

```

**Listing 1.3:** PIN Slice VHDL Module



**Figure 1.16:** Pin Slice Generated RTL Diagram

## 1.5.4 Shifter

```

1  library ieee;
2  use ieee.std_logic_1164.all;
3
4  entity shift is
5      generic(
6          n : integer := 3
7      );
8      port(
9          clk : in  std_logic;
10         ld  : in  std_logic;
11         si  : in  std_logic;
12         so  : out std_logic;
13         z   : in  std_logic_vector((n-1) downto 0);
14         w   : out std_logic_vector((n-1) downto 0)
15     );
16 end shift;
17
18 architecture rtl of shift is
19
20     component shift_slice
21     port(
22         clk_i : in  std_logic;
23         clk_o : out std_logic;
24         ldi   : in  std_logic;
25         ldo   : out std_logic;
26         si    : in  std_logic;
27         so    : out std_logic;
28         z     : in  std_logic
29     );
30     end component;
31
32     -- vector to hold values between slices
33     signal c_so : std_logic_vector(n downto 0) := (others => '0');
34     signal c_clk : std_logic_vector(n downto 0) := (others => '0');
35     signal c_ld : std_logic_vector(n downto 0) := (others => '0');
36
37     begin
38         -- input of slice 0 comes from module input
39         c_so(0) <= si;
40         c_ld(0) <= ld;
41         c_clk(0) <= clk;
42
43         -- final shift output comes from output of last slice
44         so <= c_so(n);
45
46         -- generate N slices
47         shift_gen : for i in 0 to n-1 generate
48             shift_i : shift_slice port map(
49                 clk_i => c_clk(i),
50                 clk_o => c_clk(i+1),
51                 ldi   => c_ld(i),
52                 ldo   => c_ld(i+1),
53                 si    => c_so(i),
54                 so    => c_so(i+1),
55                 z     => z(i)
56             );
57         end generate;
58
59         -- connect the output of each slice to parallel output vector
60         connect : for i in 0 to n-1 generate
61             w(i) <= c_so(i+1);
62         end generate;
63
64     end rtl;
65

```

Listing 1.4: Parallel Load Shifter VHDL Module




Figure 1.17: Shifter Generated RTL Diagram

### 1.5.5 Shifter Slice

```

1  library ieee;
2  use ieee.std_logic_1164.all;
3
4  entity shift_slice is
5      port(
6          clki : in  std_logic;
7          clko : out std_logic;
8          ldi  : in  std_logic;
9          ldo  : out std_logic;
10         si   : in  std_logic;
11         so   : out std_logic;
12         z    : in  std_logic
13     );
14 end shift_slice;
15
16 architecture rtl of shift_slice is
17     signal g1_o : std_logic := '0';
18
19 begin
20
21     g1 : entity work.mux2x1 port map(si, z, ldi, g1_o);
22     g2 : entity work.dffposx1 port map(clki, g1_o, so);
23
24     -- pass through
25     clko <= clki;
26     ldo <= ldi;
27
28 end rtl;

```

Listing 1.5: Parallel Load Shifter Slice VHDL Module




Figure 1.18: Shifter Slice Generated RTL Diagram

## 1.5.6 Gates

---

```

1  library ieee;
2  use ieee.std_logic_1164.all;
3
4  entity aoi21x1 is
5      generic(delay : time := 0 ps);
6      port(
7          a : in std_logic;
8          b : in std_logic;
9          c : in std_logic;
10         y : out std_logic
11     );
12 end aoi21x1;
13
14 architecture rtl of aoi21x1 is begin
15     process(a, b, c) begin
16         y <= not ((a and b) or c) after delay;
17     end process;
18 end rtl;

```

---

**Listing 1.6:** AOI21X1 VHDL Module

---

```

1  library ieee;
2  use ieee.std_logic_1164.all;
3
4  entity dffposx1 is
5      generic(delay : time := 0 ps);
6      port(
7          c : in std_logic;
8          d : in std_logic;
9          q : out std_logic := '0'
10     );
11 end dffposx1;
12
13 architecture rtl of dffposx1 is begin
14     process(c) begin
15         if rising_edge(c) then
16             q <= d after delay;
17         end if;
18     end process;
19 end rtl;

```

---

**Listing 1.7:** DFFPOSX1 VHDL Module

---

```

1  library ieee;
2  use ieee.std_logic_1164.all;
3
4  entity invx1 is
5      generic(delay : time := 0 ps);
6      port(
7          a : in std_logic;
8          y : out std_logic
9     );
10 end invx1;
11
12 architecture rtl of invx1 is begin
13     y <= not a after delay;
14 end rtl;

```

---

**Listing 1.8:** INVX1 VHDL Module

---

```

1  library ieee;
2  use ieee.std_logic_1164.all;
3
4  entity mux2x1 is
5      generic(delay : time := 0 ps);
6      port(
7          a : in std_logic;
8          b : in std_logic;
9          s : in std_logic;
10         y : out std_logic
11     );
12 end mux2x1;
13
14 architecture rtl of mux2x1 is begin
15     process(a, b, s) begin
16         if (s = '1') then
17             y <= b after delay;
18         else
19             y <= a after delay;
20         end if;
21     end process;
22 end rtl;

```

---

**Listing 1.9:** MUX2X1 VHDL Module

## 1.6 VHDL Test Benches

### 1.6.1 Top Level Functional

```

1  library ieee;
2  use ieee.std_logic_1164.all;
3  use std.textio.all;
4  use work.txt_util.all;
5
6  entity top_tb is
7      generic(
8          stim_file : string := "vectors.3.bit.sim"
9      );
10 end top_tb;
11
12 architecture tb_rtl of top_tb is
13
14     constant n : integer := 3;
15
16     signal psi : std_logic := '0';
17     signal pso : std_logic;
18     signal pclk : std_logic := '0';
19     signal si : std_logic := '0';
20     signal so : std_logic;
21     signal sclk : std_logic := '0';
22     signal ld : std_logic := '0';
23     signal test : std_logic := '0';
24
25     component top
26     generic(
27         n : integer := 3
28     );
29     port(
30         psi : in std_logic;
31         pso : out std_logic;
32         pclk : in std_logic;
33         si : in std_logic;
34         so : out std_logic;
35         sclk : in std_logic;
36         ld : in std_logic;
37         test : in std_logic
38     );
39 end component;
40
41 signal pin_vector : std_logic_vector((n*n)-1 downto 0);
42 signal shift_vector : std_logic_vector(n-1 downto 0);
43 signal result_vector : std_logic_vector(n-1 downto 0);
44
45 file stimulus : TEXT open read_mode is stim_file;
46
47 begin
48
49     uut : top
50     generic map(
51         n => n
52     )
53     port map(
54         psi => psi,
55         pso => pso,
56         pclk => pclk,
57         si => si,
58         so => so,
59         sclk => sclk,
60         ld => ld,
61         test => test
62     );
63
64     process
65
66         procedure clock_shifter is begin
67             sclk <= '1';
68             wait for 20 ns;
69             sclk <= '0';
70             wait for 20 ns;
71         end procedure clock_shifter;
72
73         procedure clock_pin is begin
74             pclk <= '1';
75             wait for 20 ns;
76             pclk <= '0';
77             wait for 20 ns;
78         end procedure clock_pin;
79
80         variable l : line;
81         variable pin_str : string(1 to n*n);
82         variable shf_str : string(1 to n);
83
84     begin
85
86         while not endfile(stimulus) loop
87
88             -- load stimulus for this test
89             readline(stimulus, l); read(l, pin_str);
90             pin_vector <= to_std_logic_vector(pin_str);
91
92             readline(stimulus, l); read(l, shf_str);
93             shift_vector <= to_std_logic_vector(shf_str);
94
95             readline(stimulus, l); read(l, shf_str);
96             result_vector <= to_std_logic_vector(shf_str);
97
98             wait for 100 ns;
99

```



```

100      -- clock in the pin
101      for i in 0 to (n*n)-1 loop
102          psi <= pin_vector(i);
103          wait for 20 ns;
104          clock_pin;
105      end loop;
106
107      -- clock in the value
108      for i in 0 to n-1 loop
109          si <= shift_vector(i);
110          wait for 20 ns;
111          clock_shifter;
112      end loop;
113
114      -- pull latch high so the first result
115      -- loop will trigger the latch
116      ld <= '1';
117      wait for 20 ns;
118
119      -- clock out result and check it
120      for i in 0 to n-1 loop
121          clock_shifter;
122          assert so = result_vector(i) report "Test Failed!";
123          ld <= '0';
124          wait for 20 ns;
125      end loop;
126
127      end loop;
128
129      report "Test Complete" severity note;
130      wait;
131
132      end process;
133
134      end tb_rtl;

```

Listing 1.10: Top Level VHDL Test Bench

We decided to write a small Python script to generate the expected output vector for all possible PIN configurations and input values. Our test bench then runs through all of these vectors and checks if the output vector from our VHDL design matches the known output.

```

1  N = 3
2
3  out = open("vectors.%d.bit.sim"%N, "w")
4
5  # loop through all possible pins and shift values
6  for pin in range(2*(N*N)):
7      for shift in range(2*N):
8
9          # get bit strings
10         pin_bits = bin(pin).replace("0b", "").zfill(N*N)
11         shift_bits = bin(shift).replace("0b", "").zfill(N)
12         result_bits = ["0"]*N
13
14         # calculate the expected result
15         for z in range(N):
16             for w in range(N):
17                 if pin_bits[(N-1-z)*N+w] == "1" and shift_bits[w] == "1":
18                     result_bits[z] = "1"
19
20         # writeout results
21         out.write("%s\n" % pin_bits)
22         out.write("%s\n" % shift_bits)
23         out.write("%s\n" % "".join(result_bits))
24
25  out.close()

```

Listing 1.11: Python Vector Generator

## 1.6.2 Top Level Test Mode

```

1  library ieee;
2  use ieee.std_logic_1164.all;
3
4  entity top_test_tb is
5  end top_test_tb;
6
7  architecture tb_rtl of top_test_tb is
8
9      constant n : integer := 3;
10
11     signal psi : std_logic := '0';
12     signal pso : std_logic;
13     signal pclk : std_logic := '0';
14     signal si : std_logic := '0';
15     signal so : std_logic;
16     signal sclk : std_logic := '0';
17     signal ld : std_logic := '0';
18     signal test : std_logic := '0';
19
20     component top
21     generic(
22         n : integer := n
23     );
24     port(
25         psi : in std_logic;
26         pso : out std_logic;
27         pclk : in std_logic;
28         si : in std_logic;
29         so : out std_logic;
30         sclk : in std_logic;
31         ld : in std_logic;
32         test : in std_logic
33     );
34     end component;
35
36 begin
37
38     uut : top
39     generic map(
40         n => n
41     )
42     port map(
43         psi => psi,
44         pso => pso,
45         pclk => pclk,
46         si => si,
47         so => so,
48         sclk => sclk,
49         ld => ld,
50         test => test
51     );
52
53     process
54     procedure clock is begin
55         sclk <= '1';
56         wait for 20 ns;
57         sclk <= '0';
58         wait for 20 ns;
59     end procedure clock;
60     begin
61
62         wait for 20 ns;
63
64         -- pull test line high to enable test mode
65         test <= '1';
66
67         -- clock in a '1'
68         si <= '1';
69         wait for 20 ns;
70         clock;
71
72         -- clock in a '0'
73         si <= '0';
74         wait for 20 ns;
75         clock;
76
77         -- push the pulse through till just before the last FF
78         -- (n*n)+n == number of flip flops
79         -- 2 == we already did two clocks
80         -- 1 == we want to stop before before final output
81         for i in 1 to (n*n)+n-2-1 loop
82             clock;
83         end loop;
84
85         -- check to make sure the bit in front of the pulse is 0
86         assert so = '0' report "Bit leading pulse not 0";
87         clock;
88         -- check to make sure the pulse is 1
89         assert so = '1' report "Pulse is not 1";
90         clock;
91         -- check to make sure the bit behind pulse is 0
92         assert so = '0' report "Bit trailing pulse not 0";
93         clock;
94
95         report "Test Complete" severity note;
96         wait;
97
98     end process;
99
100 end tb_rtl;

```

Listing 1.12: Top Level Test Mode VHDL Test Bench

### 1.6.3 PIN Slice

---

```

1  library ieee;
2  use ieee.std_logic_1164.all;
3
4  entity pin_slice_tb is
5  end pin_slice_tb;
6
7  architecture tb_rtl of pin_slice_tb is
8
9      signal zi : std_logic := '0';
10     signal qi : std_logic := '0';
11     signal wi : std_logic := '0';
12     signal ci : std_logic := '0';
13     signal zo : std_logic;
14     signal qo : std_logic;
15     signal wo : std_logic;
16     signal co : std_logic;
17
18     component pin_slice
19     port(
20         zi : in std_logic;
21         qi : in std_logic;
22         wi : in std_logic;
23         ci : in std_logic;
24         zo : out std_logic;
25         qo : out std_logic;
26         wo : out std_logic;
27         co : out std_logic
28     );
29     end component;
30
31 begin
32
33     uut : pin_slice
34     port map(
35         zi => zi,
36         qi => qi,
37         wi => wi,
38         ci => ci,
39         zo => zo,
40         qo => qo,
41         wo => wo,
42         co => co
43     );
44
45     process
46         type pattern_type is record
47             -- inputs
48             zi, qi, wi : std_logic;
49             -- output
50             zo : std_logic;
51         end record;
52
53         type pattern_array is array (natural range <>) of pattern_type;
54         constant patterns : pattern_array :=
55             -- zi qi wi zo
56             (( '0', '0', '0', '0' ),
57              ( '0', '0', '1', '0' ),
58              ( '0', '1', '0', '0' ),
59              ( '0', '1', '1', '1' ),
60              ( '1', '0', '0', '1' ),
61              ( '1', '0', '1', '1' ),
62              ( '1', '1', '0', '1' ),
63              ( '1', '1', '1', '1' ));
64
65     begin
66         -- check each pattern
67         for i in patterns'range loop
68
69             -- set the inputs
70             zi <= patterns(i).zi;
71             qi <= patterns(i).qi;
72             wi <= patterns(i).wi;
73             wait for 10 ns;
74
75             -- pulse the clock and check clock passthrough
76             ci <= '1';
77             wait for 10 ns;
78             assert co = '1' report "CO does not equal 1" severity error;
79             ci <= '0';
80             wait for 10 ns;
81             assert co = '0' report "CO does not equal 0" severity error;
82
83             -- check the outputs
84             assert qo = patterns(i).qi report "QI not equal QO" severity error;
85             assert zo = patterns(i).zo report "ZO does not match pattern" severity error;
86
87         end loop;
88
89         report "Test Complete" severity note;
90         wait;
91
92     end process;
93
94 end tb_rtl;

```

---

**Listing 1.13:** PIN Slice VHDL Test Bench

## 1.6.4 Shifter Slice

---

```

1  library ieee;
2  use ieee.std_logic_1164.all;
3
4  entity shift_slice_tb is
5  end shift_slice_tb;
6
7  architecture tb_rtl of shift_slice_tb is
8
9      signal clki : std_logic := '0';
10     signal clko : std_logic;
11     signal ldi : std_logic := '0';
12     signal ldo : std_logic;
13     signal si : std_logic := '0';
14     signal so : std_logic;
15     signal z : std_logic := '0';
16
17     component shift_slice is
18     port(
19         clki : in std_logic;
20         clko : out std_logic;
21         ldi : in std_logic;
22         ldo : out std_logic;
23         si : in std_logic;
24         so : out std_logic;
25         z : in std_logic
26     );
27 end component;
28
29 begin
30
31     uut : shift_slice
32     port map(
33         clki => clki,
34         clko => clko,
35         ldi => ldi,
36         ldo => ldo,
37         si => si,
38         so => so,
39         z => z
40     );
41
42     process
43     type pattern_type is record
44         -- inputs
45         ldi, z, si : std_logic;
46         -- output
47         so : std_logic;
48     end record;
49
50     type pattern_array is array (natural range <>) of pattern_type;
51     constant patterns : pattern_array :=
52     -- ldi, z, si, so
53     ((('0','0','0','0'),
54      ('0','0','1','1'),
55      ('0','1','0','0'),
56      ('0','1','1','1'),
57      ('1','0','0','0'),
58      ('1','0','1','0'),
59      ('1','1','0','1'),
60      ('1','1','1','1')));
61
62     begin
63         -- check each pattern
64         for i in patterns'range loop
65
66             -- set the inputs
67             ldi <= patterns(i).ldi;
68             z <= patterns(i).z;
69             si <= patterns(i).si;
70             wait for 10 ns;
71
72             -- pulse the clock and check clock passthrough
73             clki <= '1';
74             wait for 10 ns;
75             assert clko = '1' report "SCLKO does not equal 1" severity error;
76             assert ldo = patterns(i).ldi report "SCLKO does not equal 1" severity error;
77             clki <= '0';
78             wait for 10 ns;
79             assert clko = '0' report "SCLKO does not equal 0" severity error;
80             assert ldo = patterns(i).ldi report "SCLKO does not equal 1" severity error;
81
82             -- check the output
83             assert so = patterns(i).so report "SO is incorrect" severity error;
84
85         end loop;
86
87         report "Test Complete" severity note;
88         wait;
89
90     end process;
91
92 end tb_rtl;

```

---

**Listing 1.14:** Parallel Load Shifter Slice VHDL Test Bench

## 1.7 VHDL Test Bench Results

### 1.7.1 Top Level Functional

While our top level functional testbench is completely automated and does an exhaustive test on all possible inputs an example waveform is shown below. We can first see that we clock in a PIN configuration vector of 000001000 which enables slice Z1W2. We then shift in a value of 001. Given these input vectors we expect the output vector to be 010. We can see from the waveform below that we achieve the expected result.




Figure 1.19: Top Level Functional Test Bench Waveform

### 1.7.2 Top Level Test Mode

Our top level test mode testbench is also completely automated. For this test we simply send a pulse through all the flip flops and count the number of clock cycles it takes for the pulse to come out the other end. For a 3-Bit configuration there are  $3 \times 3 + 3$  flip flops so we expect the pulse to appear at the output after 12 clock pulses. We can see from the waveform below that we achieve the expected output.




Figure 1.20: Top Level Test Mode Test Bench Waveform

## 1.8 Work Division

Task	Person
Pinout Diagram	Both
Explanation of Functionality	Both
Design Decisions	Both
Top Level Block Diagrams	Both
Shifter Block Diagrams	Qi
PIN Block Diagrams	Thrun
VHDL Shifter+TB	Qi
VHDL PIN+TB	Qi
VHDL Top+TB	Thrun
VHDL Top Test Mode TB	Thrun

Table 1.2: Task Assignment


## Chapter 2

## Part 2


## 2.1 Slice Layouts

### 2.1.1 PIN Slice Layout

The PIN slice layout consists of 3 cells from the provided library. They were arranged as to provide maximum material density and uniformity among the power rails. The connections in and out of the slice are arranged such that slices can be directly patterned together with little to no additional connections at a higher level.




**Figure 2.1:** PIN Slice Layout




**Figure 2.2:** PIN Slice Layout Internal

### 2.1.2 Shift Slice Layout

Like the PIN slice, the Shift slice layout consists of 3 cells from the provided library. Again, we chose to keep a linear layout to maintain a uniform power rail between slices. Also, like the PIN slice, the connections in and out of this slice are laid out in such a manner that allows for direct patterning of slices with no additional work required.



**Figure 2.3:** PIN Slice Layout



**Figure 2.4:** PIN Slice Layout Internal



## 2.2 Slice IRSIM Results

### 2.2.1 PIN Slice IRSIM Results

In order to test the PIN slice functionally a Python script was developed that translates our VHDL testbench patterns into a IRSIM command file. The output CMD file is not included here because of its length and the fact that it can be inferred from the Python script shown below.

---

```


1  with open("pin_slice.cmd", "w") as f:
2
3      f.write("stepsize 10\n")
4      f.write("logfile pin_slice.log\n")
5      f.write("h VDD\n")
6      f.write("l GND\n")
7      f.write("vector CLK Cl\n")
8      f.write("clock CLK 0 1\n")
9      f.write("ana Cl Zi Qi Wi Zo Qo\n")
10     f.write("w   Cl Zi Qi Wi Zo Qo\n")
11
12     # zi qi wi zo
13     patterns = (
14         ('l','l','l','l'),
15         ('l','l','h','l'),
16         ('l','h','l','l'),
17         ('l','h','h','h'),
18         ('h','l','l','h'),
19         ('h','l','h','h'),
20         ('h','h','l','h'),
21         ('h','h','h','h')
22     )
23
24     for zi, qi, wi, zo in patterns:
25         f.write("%s Zi\n" % zi)
26         f.write("%s Qi\n" % qi)
27         f.write("%s Wi\n" % wi)
28         f.write("c CLK\n")

```

---

**Listing 2.1:** Python PIN Slice IRSIM CMD File Generator

The resulting IRSIM waveform, shown below, illustrates that we achieve correct functional behavior for our slice layout.



**Figure 2.5:** PIN Slice IRSIM Functional Results

The critical path through the PIN slice is highlighted in red in the diagram below. Knowing this path we constructed a simple CMD file to toggle the `qi` pin high and low on two consecutive clock cycles. This gives us a rising and falling edge through the critical path that we were able to measure using the `PATH` command in IRSIM.




Figure 2.6: PIN Slice Critical Path

The textual output from IRSIM is shown below:

```

Q0=0 WI=1 QI=0 ZI=0 Z0=0 CI=1
time = 20.000ns
Q0=1 WI=1 QI=1 ZI=0 Z0=1 CI=1
time = 40.000ns
critical path for last transition of Z0:
  CI -> 1 @ 30.000ns , node was an input
  DFFPOSX1_1/a_66_6# -> 0 @ 30.141ns (0.141ns)
  Q0 -> 1 @ 30.230ns (0.089ns)
  INVX1_0/A -> 0 @ 30.285ns (0.055ns)
  Z0 -> 1 @ 30.286ns (0.001ns)
Q0=0 WI=1 QI=0 ZI=0 Z0=0 CI=1
time = 60.000ns
critical path for last transition of Z0:
  CI -> 1 @ 50.000ns , node was an input
  DFFPOSX1_1/a_2_6# -> 0 @ 50.039ns (0.039ns)
  DFFPOSX1_1/a_66_6# -> 1 @ 50.198ns (0.159ns)
  Q0 -> 0 @ 50.290ns (0.092ns)
  INVX1_0/A -> 1 @ 50.347ns (0.057ns)
  Z0 -> 0 @ 50.348ns (0.001ns)

```

Figure 2.7: PIN Slice IRSIM Critical Path Delay

Looking at the output we can see the two delays of the critical path. The first of the two delays is the output value going from a 0 to a 1 and the second is the output going from a 1 to a 0. The table below tabulates the two delays and indicates that the falling edge delay was the worse of the two.

State Change	Delay	
0	0.286n	
1	0.348n	WORST

Table 2.1: PIN Slice IRSIM Critical Path Delays

## 2.2.2 Shift Slice IRSIM Results

Similarly to the PIN slice, for the Shift Slice we used the same Python script to generate a CMD file that matched our VHDL testbench patterns. The script is shown below:

---

```


1  with open("shift_slice.cmd", "w") as f:
2
3      f.write("stepsize 10\n")
4      f.write("logfile shift_slice.log\n")
5      f.write("h VDD\n")
6      f.write("l GND\n")
7      f.write("vector CLK SCLKI\n")
8      f.write("clock CLK 0 1\n")
9      f.write("ana SCLKI LDI SI Z SO\n")
10     f.write("w SCLKI LDI SI Z SO\n")
11
12     # ldi z si so
13     patterns = (
14         ('l', 'l', 'l', 'l'),
15         ('l', 'l', 'h', 'h'),
16         ('l', 'h', 'l', 'l'),
17         ('l', 'h', 'h', 'h'),
18         ('h', 'l', 'l', 'l'),
19         ('h', 'l', 'h', 'l'),
20         ('h', 'h', 'l', 'h'),
21         ('h', 'h', 'h', 'h')
22     )
23
24     for ldi, z, si, so in patterns:
25         f.write("%s LDI\n" % ldi)
26         f.write("%s Z\n" % z)
27         f.write("%s SI\n" % si)
28         f.write("c CLK\n")

```

---

**Listing 2.2:** Python Shift Slice IRSIM CMD File Generator

Looking at the results we can see that our Shift Slice performs as expected and matches our VHDL simulations.



**Figure 2.8:** Shift Slice IRSIM Functional Results

The critical path through the shift slice is highlighted in red in the diagram below. Again, knowing this path we constructed a simple CMD file to drive a pulse through the path.




Figure 2.9: Shift Slice Critical Path

The textual output from IRSIM, shown below, provides us with two critical path delays one for the rising edge of the output and one for the falling edge.

```

S0=0 Z=0 SI=0 LDI=0 SCLKI=1
time = 20.000ns
S0=1 Z=0 SI=1 LDI=0 SCLKI=1
time = 40.000ns
critical path for last transition of S0:
  SCLKI -> 1 @ 30.000ns , node was an input
  DFFPOSX1_0/a_66_6# -> 0 @ 30.141ns (0.141ns)
  S0 -> 1 @ 30.181ns (0.040ns)
S0=0 Z=0 SI=0 LDI=0 SCLKI=1
time = 60.000ns
critical path for last transition of S0:
  SCLKI -> 1 @ 50.000ns , node was an input
  DFFPOSX1_0/a_2_6# -> 0 @ 50.040ns (0.040ns)
  DFFPOSX1_0/a_66_6# -> 1 @ 50.200ns (0.160ns)
  S0 -> 0 @ 50.242ns (0.042ns)

```

Figure 2.10: Shift Slice IRSIM Critical Path Delay

Looking at the output we can see that again the falling edge has a greater propagation delay through the path. The table below summarizes the results for this slice.

State Change	Delay
0	0.181n
1	0.242n WORST

Table 2.2: Shift Slice IRSIM Critical Path Delays

## 2.3 Slice Spice Results

### 2.3.1 PIN Slice Spice Results

We wanted to be able to functionally test our slices in HSpice in addition to analyzing the propagation delay. To do this another Python script was written that took our test patterns and wrote out the required Piecewise Linear (PWL) statements to generate them.

```

1  # zi qi wi zo
2  patterns = (
3      ('0', '0', '0', '0'),
4      ('0', '0', '5', '0'),
5      ('0', '5', '0', '0'),
6      ('0', '5', '5', '5'),
7      ('5', '0', '0', '5'),
8      ('5', '0', '5', '5'),
9      ('5', '5', '0', '5'),
10     ('5', '5', '5', '5')
11 )
12
13 with open("pin_slice_all.sp", "w") as f:
14
15     f.write("* Pin Slice Test All\n")
16
17     f.write(".include ../../models/model.t36s.sp\n")
18     f.write(".include ../magic/pin_slice.spice\n")
19
20     for n in ("zi", "ci", "qi", "wi", "zo", "qo"):
21         f.write(".ic v(%s) = 0\n" % n)
22
23     f.write("VDD vdd gnd 5V\n")
24
25     f.write("Vsciki ci gnd PULSE(0V 5V 10n 0 0 10n 20n)\n")
26
27     o_zi = ""
28     o_qi = ""
29     o_wi = ""
30
31     for i, (zi, qi, wi, zo) in enumerate(patterns):
32         o_zi += "%dn %sV %fn %sV " % (i*20, zi, (i+1)*20-0.001, zi)
33         o_qi += "%dn %sV %fn %sV " % (i*20, qi, (i+1)*20-0.001, qi)
34         o_wi += "%dn %sV %fn %sV " % (i*20, wi, (i+1)*20-0.001, wi)
35
36     f.write("Vzi zi gnd PWL(%s)\n" % o_zi)
37     f.write("Vqi qi gnd PWL(%s)\n" % o_qi)
38     f.write("Vwi wi gnd PWL(%s)\n" % o_wi)
39
40     f.write(".option post\n")
41     f.write(".tran 0.01n %dn\n" % (len(patterns)*20))
42     f.write(".end\n")

```

Listing 2.3: Python PIN Slice Spice File Generator

In the figure below we can see the result of our functional Spice test. As you can see, it again matches our expected functionality once again proving the slice is operating correctly.





Figure 2.11: PIN Slice Spice Functional Results

In order to measure the critical path delay the patterns in the above Python program were modified to simply toggle the input line **QI**. The resulting output was then measured against the input clock **CI** to obtain the delays for both rising and falling edges.



**Figure 2.12:** PIN Slice Spice Critical Path Delay

The delay times for each of these state changes is tabulated below.

State Change	Delay	
0	0.638n	
1	0.792n	WORST

**Table 2.3:** PIN Slice Spice Critical Path Delays

## 2.3.2 Shift Slice Spice Results

Similarly to the PIN slice spice tests we again wanted to be able to test the logical functionality of our slice in HSpice. The same Python script was utilized with a few tweaks to the variable names and pattern definitions in order to match this slice.


```

1  # ldi z si so
2  patterns = (
3      ('0', '0', '0', '0'),
4      ('0', '0', '5', '5'),
5      ('0', '5', '0', '0'),
6      ('0', '5', '5', '5'),
7      ('5', '0', '0', '0'),
8      ('5', '0', '5', '0'),
9      ('5', '5', '0', '5'),
10     ('5', '5', '5', '5')
11 )
12
13 with open("shift_slice_all.sp", "w") as f:
14
15     f.write("* Shift Slice Test All\n")
16
17     f.write(".include ../../models/model.t36s.sp\n")
18     f.write(".include ../magic/shift_slice.spice\n")
19
20     for n in ("ldi", "z", "si", "so", "sclki"):
21         f.write(".ic v(%s) = 0\n" % n)
22
23     f.write("VDD vdd gnd 5V\n")
24
25     f.write("Vsciki SCLKI gnd PULSE(0V 5V 10n 0 0 10n 20n)\n")
26
27     o_ldi = ""
28     o_z = ""
29     o_si = ""
30
31     for i, (ldi, z, si, so) in enumerate(patterns):
32         o_ldi += "%dn %sV %fn %sV " % (i*20, ldi, (i+1)*20-0.001, ldi)
33         o_z += "%dn %sV %fn %sV " % (i*20, z, (i+1)*20-0.001, z)
34         o_si += "%dn %sV %fn %sV " % (i*20, si, (i+1)*20-0.001, si)
35
36     f.write("Vldi ldi gnd PWL(%s)\n" % o_ldi)
37     f.write("Vz z gnd PWL(%s)\n" % o_z)
38     f.write("Vsi si gnd PWL(%s)\n" % o_si)
39
40     f.write(".option post\n")
41     f.write(".tran 0.01n %dn\n" % (len(patterns)*20))
42     f.write(".end\n")

```


**Listing 2.4:** Python Shift Slice Spice File Generator

From the output waveform below we can see that our slice performed as we expected at a logical level.



**Figure 2.13:** Shift Slice Spice Functional Results

To obtain the delays the input pattern was modified to send a single pulse through the critical path. The output was then referenced to the input clock in order to measure the propagation delay of each edge.



**Figure 2.14:** Shift Slice Spice Critical Path Delay

The delays of the rising and falling edges are tabulated below.

State Change	Delay	
0	0.316n	
1	0.455n	WORST

**Table 2.4:** Shift Slice Spice Critical Path Delays



## 2.4 Gate Spice Results

In order to figure out the worst case delay of each gate we generate an exhaustive list of input patterns that toggle the gate inputs in every such state that results in the outputs changing. With this we are trying to find the input state change that causes the worst case delay. We then measure each delay using the `.measure` directive and look for worst delay time.


### 2.4.1 DFFPOSX1 Spice Results

```

1 patterns = ("0", "5", "0")
2
3 with open("dffposx1.test.sp", "w") as f:
4
5     f.write("# DFFPOSX1 Test\n")
6
7     f.write(".include ../../models/model_t36s.sp\n")
8     f.write(".include ../magic/DFFPOSX1.spice\n")
9
10    for n in ("clk", "d", "q"):
11        f.write(".ic v(%s) = 0\n" % n)
12
13    f.write("V1 vdd gnd 5V\n")
14
15    f.write("Vclk clk gnd PULSE(0V 5V 10n 0 0 10n 20n)\n")
16
17    o.d = ""
18
19    for i, d in enumerate(patterns):
20        o.d += "%dn %sV %fn %sV " % (i*20, d, (i+1)*20-0.001, d)
21
22    f.write("Vd d gnd PWL(%s)\n" % o.d)
23
24    f.write(".option post\n")
25    f.write(".tran 0.01n %dn\n" % (len(patterns)*20))
26    f.write(".meas tran delay_0 when v(q)=2.5 td=5n cross=1\n")
27    f.write(".meas tran delay_1 when v(q)=2.5 td=5n cross=2\n")
28    f.write(".end\n")

```

**Listing 2.5:** Python DFFPOSX1 Spice File Generator



**Figure 2.15:** DFFPOSX1 Spice Results

State Change	Delay	
0	0.3011n	
1	0.4257n	WORST

**Table 2.5:** DFFPOSX1 Delays

## 2.4.2 AOI21X1 Spice Results

```

1 import itertools
2
3 # C A B Y
4 patterns = (
5     ('0', '0', '0', '5'),
6     ('0', '0', '5', '5'),
7     ('0', '5', '0', '5'),
8     ('0', '5', '5', '0'),
9     ('5', '0', '0', '0'),
10    ('5', '0', '5', '0'),
11    ('5', '5', '0', '0'),
12    ('5', '5', '5', '0')
13 )
14
15 with open("aoi21x1.test.sp", "w") as f:
16
17     f.write("* AOI21X1 Test\n")
18
19     f.write(".include ../models/model.t36s.sp\n")
20     f.write(".include ../magic/AOI21X1.spice\n")
21
22     for n in ("a", "b", "c", "y"):
23         f.write(".ic v(%s) = 0\n" % n)
24
25     f.write("V1 vdd gnd 5V\n")
26
27     o_a = ""
28     o_b = ""
29     o_c = ""
30
31     i = 0
32     for state_1, state_2 in itertools.permutations(patterns, 2):
33         # if this state change doesn't change the output, skip it
34         if state_1[-1] == state_2[-1]: continue
35         # if more than one input changed skip it
36         if sum(1 for x, y in zip(state_1[:-1], state_2[:-1]) if x != y) > 1: continue
37         # otherwise execute the state change
38         print(state_1, state_2)
39         for c, a, b, y in (state_1, state_2):
40             o_a += "%dn %sV %fn %sV " % (i*20, a, (i+1)*20-0.00001, a)
41             o_b += "%dn %sV %fn %sV " % (i*20, b, (i+1)*20-0.00001, b)
42             o_c += "%dn %sV %fn %sV " % (i*20, c, (i+1)*20-0.00001, c)
43             i += 1
44
45     print i
46
47     f.write("Va a gnd PWL(%s)\n" % o_a)
48     f.write("Vb b gnd PWL(%s)\n" % o_b)
49     f.write("Vc c gnd PWL(%s)\n" % o_c)
50
51     f.write(".option post\n")
52     f.write(".tran 0.01n %dn\n" % (i*20))
53
54     # measure each crossing
55     for n in range(0, (i/2)):
56         f.write(".meas tran delay_%d when v(y)=2.5 td=%sn cross=1\n" % (n, (n*40)+10))
57
58     f.write(".end\n")

```

Listing 2.6: Python AOI21X1 Spice File Generator




Figure 2.16: AOI21X1 Spice Results

State Change	Delay	
0	0.1075n	WORST
1	0.1577n	
2	0.1207n	
3	0.1434n	
4	0.1076n	
5	0.1457n	
6	0.1150n	
7	0.0491n	
8	0.0871n	
9	0.0580n	

Table 2.6: AOI21X1 Delays

### 2.4.3 MUX2X1 Spice Results

```

1 import itertools
2
3 # S A B Y
4 patterns = (
5     ('0', '0', '0', '5'),
6     ('0', '0', '5', '0'),
7     ('0', '5', '0', '5'),
8     ('0', '5', '5', '0'),
9     ('5', '0', '0', '5'),
10    ('5', '0', '5', '0'),
11    ('5', '5', '0', '0'),
12    ('5', '5', '5', '0')
13 )
14
15 with open("mux2x1_test.sp", "w") as f:
16
17     f.write("* MUX2X1 Test\n")
18
19     f.write(".include ../../models/model.t36s.sp\n")
20     f.write(".include ../magic/MUX2X1.spice\n")
21
22     for n in ("s", "a", "b", "y"):
23         f.write(".ic v(%s) = 0\n" % n)
24
25     f.write("V1 vdd gnd 5V\n")
26
27     o_a = ""
28     o_b = ""
29     o_s = ""
30
31     i = 0
32     for state_1, state_2 in itertools.permutations(patterns, 2):
33         # if this state change doesn't change the output, skip it
34         if state_1[-1] == state_2[-1]: continue
35         # if more than one input changed skip it
36         if sum(1 for x, y in zip(state_1[:-1], state_2[:-1]) if x != y) > 1: continue
37         # otherwise execute the state change
38         print(state_1, state_2)
39         for s, a, b, y in (state_1, state_2):
40             o_s += "%dn %sV %fn %sV " % (i*20, s, (i+1)*20-0.001, s)
41             o_a += "%dn %sV %fn %sV " % (i*20, a, (i+1)*20-0.001, a)
42             o_b += "%dn %sV %fn %sV " % (i*20, b, (i+1)*20-0.001, b)
43             i += 1
44
45     print i
46
47     f.write("Vs s gnd PWL(%s)\n" % o_s)
48     f.write("Va a gnd PWL(%s)\n" % o_a)
49     f.write("Vb b gnd PWL(%s)\n" % o_b)
50
51     f.write(".option post\n")
52     f.write(".tran 0.01n %dn\n" % (i*20))
53
54     # measure each crossing
55     for n in range(0, (i/2)):
56         f.write(".meas tran delay_%d when v(y)=2.5 td=%sn cross=1\n" % (n, (n*40)+10))
57
58     f.write(".end\n")

```

Listing 2.7: Python MUX2X1 Spice File Generator




Figure 2.17: MUX2X1 Spice Results

State Change	Delay	
0	0.1536n	
1	0.1342n	
2	0.2569n	
3	0.1542n	
4	0.0832n	
5	0.1340n	
6	0.1390n	
7	0.2571n	WORST
8	0.1391n	
9	0.0788n	
10	0.1464n	
11	0.1467n	

Table 2.7: MUX2X1 Delays


## 2.4.4 INVX1 Spice Results

```

1 patterns = ("0", "5", "0")
2
3 with open("invx1-test.sp", "w") as f:
4
5     f.write("* INVX1 Test\n")
6
7     f.write(".include ../../models/model.t36s.sp\n")
8     f.write(".include ../magic/INVX1.spice\n")
9
10    for n in ("a", "y"):
11        f.write(".ic v(%s) = 0\n" % n)
12
13    f.write("V1 vdd gnd 5V\n")
14
15    o_a = ""
16
17    for i, d in enumerate(patterns):
18        o_a += "%dn %sV %fn %sV " % (i*20, d, (i+1)*20-0.001, d)
19
20    f.write("Va a gnd PWL(%s)\n" % o_a)
21
22    f.write(".option post\n")
23    f.write(".tran 0.01n %dn\n" % (len(patterns)*20))
24    # measure each crossing
25    f.write(".meas tran delay_0 when v(y)=2.5 td=10n cross=1\n")
26    f.write(".meas tran delay_1 when v(y)=2.5 td=30n cross=1\n")
27    f.write(".end\n")

```

**Listing 2.8:** Python INVX1 Spice File Generator



**Figure 2.18:** INVX1 Spice Results

State Change	Delay	
0	0.0550n	WORST
1	0.0407n	

**Table 2.8:** INVX1 Delays

## 2.4.5 Leaf Component Delay Summary

A table summarizing the worst delays for each gate is shown below.

Component	Worst Delay
AOI21X1	0.1577n
DFFPOSX1	0.4257n
INVX1	0.0550n
MUX2X1	0.2571n

**Table 2.9:** Worst Case Delay Summary

## 2.5 VHDL Models With Timing

Using the worst case leaf delays, found above, we updated our VHDL models in order to take the delay into account. All other modules and testbenches required no changes and were left as is.

---

```

1  library ieee;
2  use ieee.std_logic_1164.all;
3
4  entity aoi21x1 is
5      generic(delay : time := 0.1577 ns);
6      port(
7          a : in std_logic;
8          b : in std_logic;
9          c : in std_logic;
10         y : out std_logic
11     );
12 end aoi21x1;
13
14 architecture rtl of aoi21x1 is begin
15     process(a, b, c) begin
16         y <= not ((a and b) or c) after delay;
17     end process;
18 end rtl;

```

---

**Listing 2.9:** AOI21X1 VHDL Module With Delay

---

```

1  library ieee;
2  use ieee.std_logic_1164.all;
3
4  entity dffposx1 is
5      generic(delay : time := 0.4257 ns);
6      port(
7          c : in std_logic;
8          d : in std_logic;
9          q : out std_logic := '0'
10     );
11 end dffposx1;
12
13 architecture rtl of dffposx1 is begin
14     process(c) begin
15         if rising_edge(c) then
16             q <= d after delay;
17         end if;
18     end process;
19 end rtl;

```

---

**Listing 2.10:** DFFPOSX1 VHDL Module With Delay

---

```

1  library ieee;
2  use ieee.std_logic_1164.all;
3
4  entity invx1 is
5      generic(delay : time := 0.0550 ns);
6      port(
7          a : in std_logic;
8          y : out std_logic
9     );
10 end invx1;
11
12 architecture rtl of invx1 is begin
13     y <= not a after delay;
14 end rtl;

```

---

**Listing 2.11:** INVX1 VHDL Module With Delay

---

```

1  library ieee;
2  use ieee.std_logic_1164.all;
3
4  entity mux2x1 is
5      generic(delay : time := 0.2571 ns);
6      port(
7          a : in std_logic;
8          b : in std_logic;
9          s : in std_logic;
10         y : out std_logic
11     );
12 end mux2x1;
13
14 architecture rtl of mux2x1 is begin
15     process(a, b, s) begin
16         if (s = '1') then
17             y <= b after delay;
18         else
19             y <= a after delay;
20         end if;
21     end process;
22 end rtl;

```

---

**Listing 2.12:** MUX2X1 VHDL Module With Delay

## 2.6 VHDL Testbench Results With Timing

### 2.6.1 VHDL Slice Testbench With Delays Waveform

Looking at the outputs of the slice test benches we can see that they perform as expected and match not only the original test benches but the IRSIM and HSpice functional test waveforms. Since we know the delays of each gate and which gates are in each cell there is no need to show a zoomed in waveform illustrating the delay in VHDL, we can simply add up the delays manually as there is no other delay introduced in the simulation.




Figure 2.19: VHDL PIN Slice With Delays Waveform




Figure 2.20: VHDL Shift Slice With Delays Waveform

### 2.6.2 VHDL Top Level Testbench With Delays Waveform

Looking at the results of the top level testbenches for both normal and test mode we can see that they are again identical to the waveforms captured without delays. Additionally, since our testbench is exhaustive and self-checking we can be certain that the delays did not introduce any corner cases that one might miss if they are spot checking manually.




Figure 2.21: VHDL Top Level Functional Test Bench With Delays Waveform




Figure 2.22: VHDL Top Level Test Mode Test Bench With Delays Waveform

## 2.7 Final Simulation Comparision

Taking a look at the final critical path delay summary we can see that there is a bit of discrepancy between the different simulations. We are not one hundred percent certain why this exists but our best guesses lead to explaining it as an artifact of the different simulation techniques used by each simulator and what parameters they take into account. While there are slight discrepancies all the worst case delays are under 1ns which gives us a theoretical **max clock speed of 1.3GHz**. Since our design is basically all shift registers we should also be able to achieve a throughput equal to the max clock rate. Once we simulate the full layout, which will introduce some long traces between slice rows, we will be able to determine a more accurate maximum clock and throughput rates.

Simulation	PIN	Shift
IRSIM	0.348n	0.242n
SPICE	0.792n	0.455n
VHDL	0.638n	0.682n

**Table 2.10:** Critical Path Delay Comparison

## 2.8 Floor Plan

The current floorplan that we plan on pursuing is shown below. From initial placement testing we believe we will be able to achieve a **16x16** grid of slices. The majority of the core functionality is contained in a nice, symmetrically sliced, square. The only additional components that fall outside of this model are the 3 MUXs that are required for test mode. The floor plan shown below indicates the planned location of all test slices and the major components of our design, namely the Shifter and the PIN.




Figure 2.23: Floor Plan Diagram



## 2.9 Major Design Decisions

The major design decisions revolved mainly around the layout of each slice. We knew we wanted to come up with a design that would allow us to tile with minimal effort. Achieving this goal was not necessarily difficult but it required an iterative design process to break out each signal in such a way that would allow them to directly connect together.

Another decision that was made early on was simply ‘which cells should we use?’. While some parts of our slice, such as the D Flip Flop, were obvious choices others were more flexible. In the schematic representation of our PIN slice we show a 2 input AND gate feeding into a 2 input OR gate. As it turns out, the provided library has a cell which performs that function but with an inverted output which is easily mitigated by adding. After comparing two layouts, one using an AND and an OR cell and one using the AOI cell plus an INV cell it turned out that using the AOI and INV saved us some horizontal space which allowed use to fit an extra column of slices in bumping our PIN size to 16x16.

Design decisions revolving around the floor plan are derived from not only from our initial pin layout, which strives to provide chip-to-chip slicing, but also organically as we continue to place components in the frame and see how they fit together. As such, we have not completely finalized the pinout and many pins are still left unassigned. As stated in the first progress report, once we move further into finalizing placement of our Shifter and PIN in the frame we will start tapping off various interesting signals and routing them to close by unassigned pins.

## 2.10 Work Division

Task	Person
PIN Slice Layout	Thrun
Shift Slice Layout	Qi
PIN Slice IRSIM	Qi
Shift Slice IRSIM	Thrun
PIN Slice Spice	Thrun
Shift Slice Spice	Qi
Gate Spice	Both
VHDL Models	Both
VHDL Slice Tests	Thrun
VHDL Top Tests	Qi
Simulation Comparison	Both
Floor Plan	Both
Design Decisions	Both

**Table 2.11:** Task Assignment

## Chapter 3

## Part 3

## 3.1 Chip Layout

### 3.1.1 PIN Layout

The layout for our 16x16 Programmable Interconnect Network is shown below. The component on the bottom left are two 2:1 muxes which are used for test mode.




Figure 3.1: PIN Layout

### 3.1.2 Shifter Layout

The layout for our 16 bit parallel-load parallel-output shifter register is shown below. At 16 bits the shifter just fits within the frame of our chip. The component on the top right is a 2:1 mux which is used for test mode.




Figure 3.2: Shifter Layout



### 3.1.3 Overall Layout

The final layout for Intranex is shown below. While our design spans the full width of the frame we had quite a bit of empty vertical space. We used this extra area to include a fun logo.




Figure 3.3: Overall Layout

The same layout in its flattened form is shown below.




Figure 3.4: Overall Layout (Flattened)



## 3.2 Users Guide

The typical use case for Intranex is manipulating the order of bits in a vector. As an example lets see how we can use Intranex to flip the bit order of a 16bit vector.

Lets choose 0b0111110000110001 as our input vector and its flipped form 0b1000110000111110 as our target result. In order to flip the vector we will need to configure the PIN mapping as such:

0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0
0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0
0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0
0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0
0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0
0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0
0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0
0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0
0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0
0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0
0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0
0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0
0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

-----

0	1	2	3	4	5	6	7	8	9	A	B	C	D	E	F	
---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	--

-----

0 1 2 3 4 5 6 7 8 9 A B C D E F <--- Input value bit position (hex)

7 <--- Output value bit position (hex)

As we can see the value at input bit position 0 will end up at output bit position 15 since that grid cell is marked as a 1, indicating a connection.

The PIN vector is shifted in on the PSI pin starting at the top-right of the network. For our example the first 48 bits shifted in would be: (note we are shifting the left-most bit in the following string first)

1000000000000000 0100000000000000 0010000000000000 ...

The timing diagram below illustrates clocking in the first 20 and last 3 bits of our PIN configuration.




Figure 3.5: PIN Configuration Example

In order to clock in the input vector we simply use the SCLKI and SI pins to clock the vector in most significant bit first. After the input has been clocked in the LDI pin must be asserted and the SCLKI line pulse to latch the result vector. The MSB of the result is available immediately on SO. The remaining 15 bits of the result can then be clocked out. A diagram illustrating this process for our example is shown below.




Figure 3.6: Loading the input vector and reading the result

## 3.3 Test Strategy

### 3.3.1 Independent Logic Gates

There are a few different strategies to go about testing our chip. The first involves the independent gates and slices placed at the top of our chip. The **Test Inverter**, found on pins 3 and 4, along with the standard D-Flip Flop, found on pins 28-30, can be used to ensure the die is structurally valid and that power is being delivered on the distribution rails.

### 3.3.2 Independent Slices

Secondly, there are two independent slices which can be used for verification. On pins 31-35 there are connections to a single **Shift Slice** which can be used to verify its operation. The expected operation of this slice has been discussed heavily in previous sections of this document. There is also an independent **PIN Slice** found on pins 37-40 and 1-2. Like this **Shift Slice**, this slice can be used to prove the functionality of the design and layout.

### 3.3.3 Test Mode

To confirm that the main functional blocks are connected the **TESTI** pin can be asserted which will enable the design to function as a scan chain. With **TESTI** asserted all 272 flip flops in the design are chained together. Clocking a pulse into the **SI** pin using the **SCLKI** clock pin should result in the same pulse appearing on the **S0** pin 272 clock cycles later.

### 3.3.4 Internal Signals

The output of nine rows of the PIN are brought out onto dedicated debugging pins 11-15 and 17-20. These signals can be used to ensure that the PIN is operating correctly and can be used to confirm that the parallel load shifter is parallel loading the correct values.

### 3.3.5 Function Test

Finally, a standard functional test can be used with known vectors. For instance, a good vector to test is one that reverses the bit order of the input vector. This configuration is ideal as it allows for quick human validation. An example of this has been shown in previous sections.

### 3.4 Chip Architecture

As has been discussed the architecture of our chip is broken up into two major parts: the Programmable Interconnect Network, and the Parallel-Load Parallel-Output Shifter Register. Our design has remained fairly consistent throughout our project with the only major change between progress reports being a slight modification to our slices to squeeze out a few more lambdas. This optimization ultimately lead us to achieve a PIN of 16x16 which we are satisfied with as 16 is a nice clean number. With input vectors of 16 bits we can now accomplish interesting tasks such as switching the endianness of words.

In order to handle the large fanout of the PIN clock we added buffers to the beginning of each PIN row. Each buffer provides more than enough drive strength to clock the entire row. Additionally, we opted to not include a buffer on the shift register as the fanout is fairly low.



## 3.5 Simulation Results

### 3.5.1 Test Mode

For the overall simulation of the final chip the first thing we tested was Test Mode. A simple IRSIM CMD file was written, shown below, to send a pulse through and assert that it is received after 272 clock pulses, which is the number of flip-flops in our chain.


```

1  stepsize 10
2  logfile intranex.test.log
3  h VDD
4  l GND
5  vector CLK SCLKI
6  clock CLK 0 1
7  w SCLKI SI SO
8  ana SCLKI SI SO
9  l LDI
10 l PCLKI
11 l PSI
12
13 | enable test mode
14 h TESTI
15
16 | clock in a pulse (010)
17 l SI
18 c
19 h SI
20 c
21 l SI
22 c
23
24 | clock it until the pulse is just about to come out
25 | 16*16+16-3-1 == 268
26 |
27 | 16*16+16 == number of flip flops
28 | 3 == we already clocked three times
29 | 1 == stop right before the pulse comes out
30 c 268
31
32 | make sure we see the pulse
33 assert SO 0
34 c
35 assert SO 1
36 c
37 assert SO 0
38 c

```

**Listing 3.1:** Intranex Test Mode IRSIM CMD File


While the figure below provides little to no value it is included here for formality. The waveforms at this level are of little use to us since we are working with events that happen every couple hundred clocks. This is why we chose to use the assertion feature of IRSIM to check the output.



**Figure 3.7:** Intranex Test Mode IRSIM Result


### 3.5.2 Functional Mode

For a functional test we configured the PIN to simply flip the input value. In the high level waveform shown below we can see the PIN being configured followed by the input value be shifted in and the result shifted out.



**Figure 3.8:** Intranex Functional Mode IRSIM Result

Taking a closer look at the input-output waveforms we can see that we clock in a value of 0111110000110001. The LDO line, which is a passthrough from LDI, shows us that we then latched the result vector. The result vector is then shifted out and as we can see the expected output, 1000110000111110, is achieved.



**Figure 3.9:** Intranex Functional Mode IRSIM Result (zoomed)

It would be impossible to exhaustively test our design at this scale so we settled for a random check over a few hundred input vectors. To achieve this a program was written to first generate a random input vector, a random permutation of the input vector, and the PIN configuration vector required to achieve the permutation. The program then writes the IRSIM `cmd` file for this setup which has assertions to check if the output is correct. Our program then launches IRSIM, which logs its output to a file, and then checks the resulting log for any assertion fails. If no assertion failed it continues to the next test. A screenshot showing the tester in action is shown below.

```

user@user-desktop: ~/school/lsi/project/irsim 55x24
-----
TEST #18
PIN: 0000000000000100000000010000000000100000000000000000
00000000001000000000000010000000001000000000000010000000
000000000000100000000000000000000000000001000000000000010
000100000000000000000000000010000000000000010000000000001
00000000000000000010000000000000000000000000000000000001
SHF: 0000110111100011
RSL: 1101101010010010
PASSED
-----
TEST #19
PIN: 0000000100000000000100000000000000000000000000000000
0000100000000000000100000000000000001000000000000000000
00000000000001000000000000000000000000000100000000000000100
00000000000000000100000000010000000100000000000000000000
0000100000000000000000000100000000000001000
SHF: 1110010111001110
RSL: 1101101011000111
PASSED
-----
TEST #20
PIN: 1000000000000000000000000000010000000001000000000000
0000010000000000001000000000000010000000000000000000000

```

**Figure 3.10:** Automated Testing Screenshot

The source code for the automated tester is included below:

---

```

1  import sys
2  import shlex
3  import random
4  import subprocess
5  from termcolor import colored
6
7  N = 16
8
9  class Pin:
10
11     def __init__(self):
12         self.array = [["0"]*N for i in range(N)]
13
14     def set_xy(self, x, y):
15         self.array[y][x] = "1"
16
17     # return a bit vector of the PIN
18     # MSB (top right of grid) on right
19     #
20     # 6 7 8
21     # 3 4 5  => 87654321
22     # 0 1 2
23     #
24     def bits(self):
25         rt = ""
26         for line in self.array:
27             rt += "".join(reversed(line))
28         return rt
29
30     def get_bits(shift):
31
32         # get bit strings
33         shift_bits = bin(shift).replace("0b", "").zfill(N)
34         result_bits = ["0"]*N
35         pin = Pin()
36
37         # generate a random ordering permutation
38         order = range(N)
39         random.shuffle(order)
40         order = order[::-1]
41
42         # reorder the result bits
43         for i in range(N):
44             result_bits[i] = shift_bits[order[i]]
45
46         # calculate PIN for this permutation
47         for i in range(N):
48             pin.set_xy(order[i], i)
49
50         # return with MSB on left
51         return (pin.bits(), shift_bits[::-1], "".join(result_bits[::-1]))
52
53     def write_cmd_file(pin_bits, shift_bits, result_bits, analyzer=False):
54
55         with open("intranex.cmd", "w") as f:
56
57             f.write("stepsize 10\n")
58             f.write("logfile intranex.log\n")
59             f.write("h VDD\n")
60             f.write("l GND\n")
61             f.write("vector SCLK SCLKI\n")
62             f.write("vector PCLK PCLKI\n")
63             if analyzer: f.write("ana PCLKI PSI PSO SCLKI SI LDO SO\n")
64             f.write("w PCLKI PSI PSO SCLKI SI LDO SO\n")
65             f.write("l TESTI\n")
66
67             # load the PIN
68             f.write("clock PCLK 0 1\n")
69             for i in pin_bits:
70                 if i == "1":
71                     f.write("h PSI\n")
72                 else:
73                     f.write("l PSI\n")
74             f.write("c\n")
75
76             # disable PCLK
77             f.write("clock PCLK 0 0\n")
78
79             # load the SHIFT
80             f.write("l LDI\n")
81             f.write("clock SCLK 0 1\n")
82             for i in shift_bits:
83                 if i == "1":
84                     f.write("h SI\n")
85                 else:
86                     f.write("l SI\n")
87             f.write("c\n")
88
89             # latch the result
90             f.write("h LDI\n")
91             f.write("c\n")
92             f.write("l LDI\n")
93
94             f.write("assert SO %s\n" % result_bits[0])
95
96             # shift out remaining result bits
97             for i in range(1, N):
98                 f.write("c\n")
99                 f.write("assert SO %s\n" % result_bits[i])
100                f.write("path SO\n")
101
102            if not analyzer: f.write("exit\n")
103
104    if __name__ == "__main__":
105
```

```

106 random.seed()
107
108 completed = []
109 for i in range(100):
110     # find a unique permutation we havent tested yet
111     while True:
112         shift = random.randrange(0, 2**N)
113         (pin_bits, shift_bits, result_bits) = get_bits(shift)
114
115         if (pin_bits, shift_bits, result_bits) in completed:
116             print "Duplicate test, skipping..."
117             continue
118
119         completed.append((pin_bits, shift_bits, result_bits))
120         break
121
122     print "TEST #%d" % i
123     print "PIN: %s" % pin_bits
124     print "SHF: %s" % shift_bits
125     print "RSL: %s" % result_bits
126
127     write_cmd_file(pin_bits, shift_bits, result_bits)
128
129     irsim_cmd = "irsim -s ../models/scmos30.prm ../magic/intranex_2.sim -intranex.cmd"
130     subprocess.call(shlex.split(irsim_cmd))
131
132     grep_cmd = "grep assertion intranex.log"
133     grep_code = subprocess.call(shlex.split(grep_cmd))
134
135     if grep_code == 0:
136         print colored("TEST FAILED!!!", 'red')
137         sys.exit(1)
138
139     print colored("PASSED", 'green')
140     print colored("-" * 50, 'yellow')
141
142 print "DONE"

```

---

**Listing 3.2:** Python Intranex Automated Tester

### 3.5.3 Timing Analysis

In order to determine the worst case delay through our chip we used a modified version of the automated test program which generated an IRSIM command file for a single input vector and also included a **PATH** statement. The **PATH** statement, which we also used to time the slices in Part 2, shows us the worst case delays for every input state change. After running our program we have an IRSIM log with the delays for each of the 16 state changes. The delays are unfortunately presented per net and are not automatically totalled. A small program, **find\_delay.py**, was written to parse the log and add up the net delays for each input vector. It then returns the longest delay time. Doing this over various vectors we found our worst case delay to be consistently around **2.51ns**. This indicates a max clock speed of **398MHz**.

An example showing the analysis flow is shown below:

---

```

1  $ python intranex_single.py \
2  0001000000000000\
3  0000000000000010\
4  { 12 lines snipped }
5  0000001000000000\
6  0000000001000000 1010000011110001 1000011010011100
7  $ python find_delay.py intranex.log
8  Worst delay: 2.510000

```

---

The source code for the delay parser is shown below:

---

```

1  import re
2  import sys
3
4  f = open(sys.argv[1])
5
6  contents = f.read()
7  paths = contents.split("critical path")
8
9  time_regex = re.compile("@\s(?:.*)ns\s")
10
11  deltas = []
12
13  for path in paths:
14      times = re.findall(time_regex, path)
15      if len(times) == 0: continue
16      print times
17      deltas.append(float(times[-1]) - float(times[0]))
18
19  print "_____"
20  print "Worst delay: %f" % sorted(deltas)[-1]
21  print "_____"

```

---

**Listing 3.3:** Delay Parser

## 3.6 Work Division

Task	Person
PIN Layout	Thrun
Shift Layout	Qi
Overall Layout	Thrun
Users Guide	Qi
Testing Strategy	Qi
Chip Architecture	Thrun
Simulation Test Mode	Thrun
Simulation Functional	Both
Simulation Timing	Qi

**Table 3.1:** Task Assignment