# **INTRANEX**

INTRANEX is a **programmable interconnect network** that accepts a N bit input W and produces a N bit output Z. The interconnect can be programmed to realize any mapping from W to Z.

 $\begin{array}{c} \textit{University of Cincinnati - EECE 6080} \\ & \text{Fall 2013} \end{array}$ 

Max Thrun 973 919 6593 max.thrun@gmail.com (Coordinator)

 $\begin{array}{c} {\rm Xiaohu~Qi} \\ 513~652~2075 \\ {\rm qixiaohuihaha@gmail.com} \end{array}$ 

# Contents

1									
2									
	2.2 Loading and reading a value								
	2.3 Test Mode								
3	Design Decisions								
4	Block Diagrams								
	4.1 Top Level	. 8							
	4.2 Top Level With Test Mode	. 8							
	4.3 Top Level Bit Sliced	. 9							
	4.4 Parallel Load Shift Register	. 11							
	4.4.1 Bit-slicing Scheme	. 11							
	4.4.2 Bit-Slice	. 11							
	4.5 Programmable Interconnect Network	. 12							
	4.5.1 Bit-slicing Scheme	. 12							
	4.5.2 Bit-Slice	. 12							
5	VHDL Models	13							
	5.1 Top Level	. 13							
	5.2 PIN	. 14							
	5.3 PIN Slice	. 15							
	5.4 Shifter	. 16							
	5.5 Shifter Slice	. 17							
	5.6 Gates	. 18							
6	VHDL Test Benches	19							
	6.1 Top Level Functional	. 19							
	6.2 Top Level Test Mode	. 21							
	6.3 PIN Slice	. 22							
	6.4 Shifter Slice	. 23							
7	VHDL Test Bench Results	24							
	7.1 Top Level Functional	. 24							
	7.2 Top Level Test Mode	. 24							

# List of Figures

_	Pinout Diagram	4
2	PIN Configuration	6
3	Loading a value	6
4	Loading a value and reading the result	6
5	Enabling test mode and loading all DFFs	7
6	3 INTRANEX Chain	8
7	Top Level Block Diagram (3-Bit Configuration)	8
8	Top Level Block Diagram Showing Test Mode Logic (3-Bit Configuration)	9
9	Top Level Bit Sliced Block Diagram (3-Bit Configuration)	10
10	Parallel Load Bit-Sliced Shifter Register (3-Bit Configuration)	11
11	Parallel Load Shifter Register Bit-Slice	11
12	Bit-Sliced Programmable Interconnect Network (3-Bit Configuration)	12
13	Programmable Interconnect Network Bit-Slice	12
14	Top Level Generated RTL Diagram	13
15	Pin Generated RTL Diagram	
16	Pin Slice Generated RTL Diagram	
17	Shifter Generated RTL Diagram	
18	Shifter Slice Generated RTL Diagram	
19	Top Level Functional Test Bench Waveform	
20	Top Level Test Mode Test Bench Waveform	
1 2	of Tables         Pin Descriptions          Task Assignment	
Listi	ings	
$\mathbf{List}_1$	ings  Top Level VHDL Module	13
	Top Level VHDL Module	14
1	Top Level VHDL Module	14 15
1 2	Top Level VHDL Module	14 15
1 2 3	Top Level VHDL Module	14 15 16
1 2 3 4	Top Level VHDL Module	14 15 16 17
1 2 3 4 5	Top Level VHDL Module  PIN VHDL Module  PIN Slice VHDL Module  Parallel Load Shifter VHDL Module  Parallel Load Shifter Slice VHDL Module	14 15 16 17 18
1 2 3 4 5 6	Top Level VHDL Module PIN VHDL Module PIN Slice VHDL Module Parallel Load Shifter VHDL Module Parallel Load Shifter Slice VHDL Module AOI21X1 VHDL Module	14 15 16 17 18
1 2 3 4 5 6 7	Top Level VHDL Module PIN VHDL Module PIN Slice VHDL Module Parallel Load Shifter VHDL Module Parallel Load Shifter Slice VHDL Module AOI21X1 VHDL Module DFFPOSX1 VHDL Module	14 15 16 17 18 18
1 2 3 4 5 6 7 8	Top Level VHDL Module PIN VHDL Module PIN Slice VHDL Module Parallel Load Shifter VHDL Module Parallel Load Shifter Slice VHDL Module AOI21X1 VHDL Module DFFPOSX1 VHDL Module INVX1 VHDL Module	14 15 16 17 18 18 18
1 2 3 4 5 6 7 8	Top Level VHDL Module PIN VHDL Module PIN Slice VHDL Module Parallel Load Shifter VHDL Module Parallel Load Shifter Slice VHDL Module AOI21X1 VHDL Module DFFPOSX1 VHDL Module INVX1 VHDL Module MUX2X1 VHDL Module	14 15 16 17 18 18 18 19
1 2 3 4 5 6 7 8 9 10	Top Level VHDL Module PIN VHDL Module PIN Slice VHDL Module Parallel Load Shifter VHDL Module Parallel Load Shifter Slice VHDL Module AOI21X1 VHDL Module DFFPOSX1 VHDL Module INVX1 VHDL Module INVX1 VHDL Module Top Level VHDL Test Bench	14 15 16 17 18 18 18 19 20
1 2 3 4 5 6 7 8 9 10	Top Level VHDL Module PIN VHDL Module PIN Slice VHDL Module Parallel Load Shifter VHDL Module Parallel Load Shifter Slice VHDL Module AOI21X1 VHDL Module DFFPOSX1 VHDL Module INVX1 VHDL Module INVX1 VHDL Module Top Level VHDL Test Bench Python Vector Generator	14 15 16 17 18 18 18 19 20 21
1 2 3 4 5 6 7 8 9 10 11 12	Top Level VHDL Module PIN VHDL Module PIN Slice VHDL Module Parallel Load Shifter VHDL Module Parallel Load Shifter Slice VHDL Module AOI21X1 VHDL Module DFFPOSX1 VHDL Module INVX1 VHDL Module INVX1 VHDL Module Top Level VHDL Test Bench Python Vector Generator Top Level Test Mode VHDL Test Bench	14 15 16 17 18 18 18 19 20 21 22

Progress Report 1 Page 3 of 24

# 1 Pinout Diagram

The pinout diagram for INTRANEX is shown below in Figure 1. Pins that are currently unutilized will be assigned to various internal logic signals once the floorplan is finalized. Note the symmetry of the core functionality. This was done so that multiple INTRANEX chip can be directly chained together with minimal routing effort during PCB layout.




Figure 1: Pinout Diagram

Progress Report 1 Page 4 of 24

The table below shows each pin and its corresponding name, type, and a brief description of its functionality. Type is of either I (Input), O (Output), or P (Power).

Pin #	Name	Type	Description
1	_	-	-
2	_	-	-
3	_	-	_
4	_	-	_
5	PSI	I	PIN serial input
6	PCLKI	I	PIN clock input
7	TESTI	I	Test Mode enable input
8	SI	I	Serial input
9	SCLKI	I	Serial clock input
10	LDI	I	Parallel load input
11	TII	I	Test inverter input
12	TIO	О	Test interter output
13	TFD	I	Test flip-flop D input
14	TFC	I	Test flip-flop clock input
15	TFQ	О	Test flop-flop Q output
16	GND	P	-
17	_	-	-
18	_	-	_
19	_	-	_
20	_	-	-
21	LDO	О	Parallel load output
22	SCLKO	О	Serial clock output
23	SO	О	Serial output
24	TESTO	О	Test Mode enable output
25	PCLKO	О	PIN clock output
26	PSO	О	PIN serial output
27	_	-	_
28	_	-	_
29	_	-	_
30	TSI	I	Test shift slice serial input
31	TSO	О	Test shift slice serial output
32	TSCI	I	Test shift slice clock input
33	TSCO	О	Test shift slice clock output
34	TSLI	I	Test shift slice load input
35	TSLO	O	Test shift slice load output
36	VDD	P	
37	TPI	I	Test pin slice serial input
38	TPO	О	Test pin slice serial output
39	TPCI	I	Test pin slice clock input
40	TPCO	О	Test pin slice clock output

Table 1: Pin Descriptions

Progress Report 1 Page 5 of 24

# 2 Chip Functionality

The major function of this chip is to take an N bit input and translate any bit position to any other position. This allows for commonly desired functionality such as bit reversing or nibble swapping. To accomplish this we use a N by N bit interconnect network known as the PIN (Programmable Interconnect Network). The PIN is configured to perform the desired bit mappings by clocking in the mappings using the PSI (PIN Shift Input) and PCLKI (PIN Clock Input) pins. The value to be manipulated, called the Input Value, Shift Value or Shifter Value, is then clocked in serially using the SI (Shifter Input) and SCLKI (Shifter Clock Input) pins. To obtain the result the LDI (Load Input) pin is pulled high and the SCLKI pin is pulsed to latch the result in to the shift register. Once the result is latched the LDI pin is de-asserted and the result can be clocked out of the SO (Shifter Output) pin. Note that the input value is clocked in MSB first and the output value is clocked out MSB first as well.

### 2.1 Configuring the Programmable Interconnect Network

A timing diagram illustrating the PIN configuration process for a 3-Bit INTRANEX is shown below. For a 3-Bit input value a 3x3 grid is required resulting in a PIN configuration vector of 9 Bits. The mapping for each of these bits is also labeled and will be explained further in later sections.




Figure 2: PIN Configuration

#### 2.2 Loading and reading a value

Loading an input value is achieved by clocking the value in on the SI pin using the SCLKI pin. The LDI pin must be held low during this operation. The diagram below illustrates this process and shows the bit definitions of the value being clocked in.




Figure 3: Loading a value

After the value has been loaded in the result is clocked out in a similar fashion. To first latch the result the LDI pin needs to be held high and the SCLKI pin pulsed. The MSB of the result is now available on the SO pin. The LDI pin should now be held low while clocking out the remaining result bits.




Figure 4: Loading a value and reading the result

Progress Report 1 Page 6 of 24

#### 2.3 Test Mode

Test Mode is enabled by pulling the TESTI pin high. When this occurs the output of the internal input value shift register is rerouted to connect to the input of the PIN network bypassing its normal PSI input. Additionally the SCLKO signal is also routed to the PIN bypassing its normal PCLKI signal. Finally the PSO signal is routed to the SO pin. This allows values that are clocked in via the SI pin to propagate through the shifter and then through the PIN and then out the SO pin. The fact that the values come out the SO pin allows multiple INTRANEX chips to be directly chained and tested in circuit using only the SI and SCLKI pins of the first chip in the chain. Note that the LDI pin must be held low during this entire operation in order to ensure proper shifting through the input value shift register.




Figure 5: Enabling test mode and loading all DFFs

# 3 Design Decisions

When evaluating design concepts and possible solutions we prioritized a few key factors that we wanted to achieve. The first is a fully bit-sliced solution where each slice can directly connect to the next with minimal wiring overhead and zero additional logic. This will allow us to utilize Magics Array functionality to quickly build up our chip and allow us to easily scale to any desired size. As we see in later sections we were able to achieve a fully bit-sliced design with zero logic overhead.

In order to achieve totally minimized wiring overhead it would be necessary to design two different slice layouts, one of which is mirrored and flipped. This would allow each slice row in the PIN to share a power rail with the rows above and below it and also minimize the length of the row-to-row wiring. This design however greatly increases the complexity of the VHDL design as wiring the rows together becomes trickier. Additionally we would have to maintain two different versions of the PIN slices. We decided to instead go with a design where all slices are exactly identical and the interconnect between them is linear. This allows for easier calculation of PIN configuration values as every row has the same index order. The only real disadvantage to this design is that we will require long interconnects between slices. We are assuming for now that even with the added capacitance of these long interconnects we will still be able to achieve max clock speeds of greater than 50Mhz. By progress report 2 we will have layout simulation results to confirm this.

As stated earlier an important goal for us was to be able to directly chain multiple INTRANEX chips together. Our current design achieves this and an example chain showing 3 INTRANEXs chained together is shown below. Note that the pin layout in this diagram matches that of the actual layout we plan on implementing.




Figure 6: 3 INTRANEX Chain

Progress Report 1 Page 7 of 24

# 4 Block Diagrams

#### 4.1 Top Level

A top level block diagram for a 3-bit INTRANEX is shown below. The top module is the PIN and the bottom module is the parallel load shift register. Test mode logic has been excluded to more clearly illustrate the core functionality.




Figure 7: Top Level Block Diagram (3-Bit Configuration)

# 4.2 Top Level With Test Mode

The same top level diagram is shown with the addition of the test mode logic. The test mode logic simply consists of 3 2:1 multiplexers that redirect the output of the shift register to the input of the PIN and the output of the PIN to what is normally the output of the shift register. In other words, it wires in the PIN between the shifter and the shifters normal output pins.




Figure 8: Top Level Block Diagram Showing Test Mode Logic (3-Bit Configuration)

Progress Report 1 Page 8 of 24

# 4.3 Top Level Bit Sliced

The diagram below shows a bit sliced version of the top level diagram shown in Figure 7. We can see how each slice is directly connected together with zero interfacing logic as well as the long row-to-row connections as discussed earlier.




Figure 9: Top Level Bit Sliced Block Diagram (3-Bit Configuration)

Progress Report 1 Page 9 of 24

# 4.4 Parallel Load Shift Register

#### 4.4.1 Bit-slicing Scheme

Looking at just the shift register we can see that it is a parallel load parallel output shifter that is easily extendable by simply tacking on additional slices.




Figure 10: Parallel Load Bit-Sliced Shifter Register (3-Bit Configuration)

#### 4.4.2 Bit-Slice

Looking at the internals of a single shift slice we can see that is is just a 2:1 multiplexer and a D Flip Flop. The multiplexer determines if the slice should load either the value from the previous slice (SI) or the parallel input (Z). When LDI is 0 it uses the value of the previous slice and when it is a 1 it uses the parallel load value.




Figure 11: Parallel Load Shifter Register Bit-Slice

Progress Report 1 Page 10 of 24

#### 4.5 Programmable Interconnect Network

#### 4.5.1 Bit-slicing Scheme

The diagram below showns just the PIN in bit-slice form. One of the design decisions made while determining the slice interconnects was to also pass the PCLK from slice to slice. The alternative was to simply connect each slices PCLKI to the main PCLKI pin at a higher level. We wanted to avoid as much manual layout as possible so it determined to be easier and cleaner to route the clock in such as way that it would be automatically connected when we layout the slice array.




Figure 12: Bit-Sliced Programmable Interconnect Network (3-Bit Configuration)

#### **4.5.2** Bit-Slice

The PIN bit-slices, one of which is shown below, is what drive the whole functionality of our chip. WI is the input values bit for the current column. If that bit is set and this slice is configured as 'connected' we want to output a logic high on the Z bus simultaneously. We cannot, however, just simply AND these two values together and attach it to the bus as this would allow for multiple slices to drive or sink the bus. To avoid this we use an OR gate to determine if the slice behind us is outputting a 1. If so we just pass it along. If we want to output a 1 it is also no problem as the OR will accommodate us as well.




Figure 13: Programmable Interconnect Network Bit-Slice

Progress Report 1 Page 11 of 24

# 5 VHDL Models

# 5.1 Top Level

```
library ieee;
use ieee.std_logic_1164.all;
                entity top is
                         generic(
    n : integer := 3
);
                         port (
                                   t(
  psi : in std_logic;
pso : out std_logic;
pclk : in std_logic;
si : in std_logic;
so : out std_logic;
                                   psi : in std.logic;
pso : out std.logic;
pclk : in std.logic;
si : in std.logic;
so : out std.logic;
sclk : in std.logic;
ld : in std.logic;
test : in std.logic
10
11
12
13
14
15
16
17
18
19
20
21
              end top;
              architecture rtl of top is
                         — output of pin signal z : std_logic_vector((n-1) downto 0) := (others \Rightarrow '0'); — parallel output of shifter signal w : std_logic_vector((n-1) downto 0) := (others \Rightarrow '0');
24
 25
 26
27
                         signal pin.clk : std_logic;
signal pin.psi : std_logic;
signal pin.pso : std_logic;
signal shift_out : std_logic;
28
 29
30
31
32
              begin
33
34
35
                         — test mode mux connects shifter and pin together test.mux.1: entity work.mux2x1 port map(pclk, sclk, test.mux.2: entity work.mux2x1 port map(psi, shift.out test.mux.3: entity work.mux2x1 port map(shift.out, pin.pso,
                                                                                                                                                                      sclk , test , pin_clk );
shift_out , test , pin_psi );
pin_pso , test , so );
36
37
38
39
                          pin : entity work.pin
                         generic map(
n => n
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
60
61
                         )
port map(
    clk ⇒ pin-clk,
    psi ⇒ pin-psi,
    pso ⇒ pin-pso,
    z ⇒ z,
    w ⇒ w
):
                         pso <= pin_pso;
                         shifter : entity work.shift
generic map(
                                  n \Rightarrow n
                          port map(
                                  clk => sclk,
si => si,
so => shift_out,
ld => ld,
 \frac{62}{63}
                                    );
              end rtl:
```

Listing 1: Top Level VHDL Module




Figure 14: Top Level Generated RTL Diagram

Progress Report 1 Page 12 of 24

#### 5.2 PIN

```
library ieee;
use ieee.std_logic_1164.all;
                           generic (
n: integer := 3
);
                           );
port(
    clk : in std_logic;
    psi : in std_logic;
    pso : out std_logic;
    z : out std_logic.vector((n-1) downto 0);
    w : in std_logic_vector((n-1) downto 0)
^{10}_{11}
\frac{12}{13}
15
16
17
                end pin;
                architecture rtl of pin is
18
19
                             component pin_slice is
                                        port(
zi : in std-logic;
'm std_logic;
20
21
                                                   zi : In std_logic;
qi : in std_logic;
wi : in std_logic;
ci : in std_logic;
zo : out std_logic;
qo : out std_logic;
wo : out std_logic;
co : out std_logic;
22
23
24
25
26
27
28
29
30
31
32
                            end component;
                           — carray_array(row, col)
type carry_array is array (0 to n, 0 to n) of std_logic;
signal zc : carry_array;
signal cc : carry_array;
signal wc : carry_array;
signal qc : carry_array;
33
34
35
36
37
38
39
40
41
42
43
                           — setup first and last inputs for each row
z_connect : for i in 0 to n-1 generate
zc(i, 0) <= '0';
z(i) <= zc(i, n);
end generate;</pre>
45
46
47
48
                           — setup first inputs for each column w-connect : for i in 0 to n-1 generate wc(0, i) \le w(i); end generate;
49
50
51
52
                          — setup row transfer 
— (last output of row to first input of next row) r.connect : for i in 0 to n-2 generate qc(i, 0) \leqslant qc(i+1, n); cc(i, 0) \leqslant cc(i+1, n);
53
54
55
56
                             end generaté;
57
58
59
60
61
62
63
64
65
66
67
71
72
73
74
75
                           \begin{array}{ll} -- & connect & external & inputs \\ qc(n-1, 0) &<= psi; \\ cc(n-1, 0) &<= clk; \\ pso &<= qc(0, n); \end{array}
                           — generate the grid of slices
pin-z-gen: for zz in 0 to n-1 generate
pin-w-gen: for ww in 0 to n-1 generate
pin.i: pin.slice port map(
    zi ⇒ zc(zz, ww),
    qi ⇒ qc(zz, ww),
    ci ⇒ cc(zz, ww),
    zo ⇒ cc(zz, ww),
    zo ⇒ cc(zz, ww+1),
    qo ⇒ qc(zz, ww+1),
    wo ⇒ wc(zz+1, ww),
    co ⇒ cc(zz, ww+1)
}
76
77
78
                                          );
end generate;
                             end generate;
79
                end rtl;
```

Listing 2: PIN VHDL Module




Figure 15: Pin Generated RTL Diagram

Progress Report 1 Page 13 of 24

# 5.3 PIN Slice

Listing 3: PIN Slice VHDL Module




Figure 16: Pin Slice Generated RTL Diagram

Progress Report 1 Page 14 of 24

#### 5.4 Shifter

```
library ieee;
use ieee.std_logic_1164.all;
                entity shift is
                         generic (
n: integer := 3
);
                         );
    port(
        clk : in        std_logic;
        ld : in        std_logic;
        si : in        std_logic;
        so : out       std_logic;
        z : in        std_logic;
        z : in        std_logic;
        w : out       std_logic_vector((n-1) downto 0);
        w : out       std_logic_vector((n-1) downto 0)
}.
^{10}_{11}
14
15
               );
end shift;
16
17
               architecture rtl of shift is
\frac{18}{19}
20
21
                          component shift_slice
                                  pont(
    clki : in std_logic;
    clko : out std_logic;
    ldi : in std_logic;
    ldo : out std_logic;
    ldo : out std_logic;
    si : in std_logic;
    so : out std_logic;
    z : in std_logic;
    z : in std_logic;
22
23
24
25
26
27
28
29
30
31
32
                           end component;
                         — vector to hold values between slices
signal c.so: std_logic_vector(n downto 0) := (others ⇒ '0');
signal c.clk: std_logic_vector(n downto 0) := (others ⇒ '0');
signal c.ld: std_logic_vector(n downto 0) := (others ⇒ '0');
33
\begin{array}{c} 34 \\ 35 \\ 36 \\ 37 \\ 38 \\ 39 \\ 40 \\ 41 \\ 42 \\ 43 \\ 44 \\ 45 \\ 46 \\ 47 \\ 48 \\ 49 \\ 50 \\ 51 \\ 52 \\ \end{array}
                         — input of slice 0 comes from module input c_so(0) <= si; c_ld(0) <= ld;
                           c_clk(0) <= clk;
                          — final shift output comes from output of last slice
                          so <= c_so(n);
                         — generate N slices
shift_gen: for i in 0 to n−1 generate
shift_i: shift_slice port map(
clki ⇒ c.clk(i),
clko ⇒ c.clk(i+1),
ldi ⇒ c.ldk(i+1),
                                                 | Idi => c_Id(i),
| Ido => c_Id(i+1),
| si => c_so(i),
| so => c_so(i+1),
53
54
55
56
                                                 z \Rightarrow z(i)
57
58
59
60
                          end generate;
                          — connect the output of each slice to parallel output vector connect : for i in 0 to n-1 generate w(\,i) <= c.so\,(\,i+1);\\ end generate\,;
61
62
63
64
65
               end rtl;
```

Listing 4: Parallel Load Shifter VHDL Module





Figure 17: Shifter Generated RTL Diagram

Progress Report 1 Page 15 of 24

# 5.5 Shifter Slice

Listing 5: Parallel Load Shifter Slice VHDL Module



 ${\bf Figure~18:~Shifter~Slice~Generated~RTL~Diagram}$ 

Progress Report 1 Page 16 of 24

#### 5.6 Gates

Listing 6: AOI21X1 VHDL Module

```
library ieee;
use ieee. std_logic_1164.all;

entity dffposx1 is
generic(delay : time := 0 ps);

port(
c : in std_logic;
d : in std_logic;
q : out std_logic := '0'
);
end dffposx1;

architecture rtl of dffposx1 is begin
process(c) begin
if rising_edge(c) then
q <= d after delay;
end rtl;
end process;
end rtl;
```

 $\textbf{Listing 7:} \ \, \mathsf{DFFPOSX1} \ \, \mathsf{VHDL} \, \, \mathsf{Module}$ 

```
library ieee;
use ieee.std.logic.1164.all;

a entity invx1 is
generic(delay: time:= 0 ps);
port(
a : in std.logic;
y : out std.logic
nod invx1;

architecture rtl of invx1 is begin
y <= not a after delay;
end rtl;

library ieee;
use ieee.std.logic.1164.all;
architecture rtl of invx1 is begin
y <= not a after delay;
end rtl;
```

Listing 8: INVX1 VHDL Module

Listing 9: MUX2X1 VHDL Module

Progress Report 1 Page 17 of 24

# 6 VHDL Test Benches

#### 6.1 Top Level Functional

```
library ieee;
use ieee.std_logic_1164.all;
use std.textio.all;
use work.txt_util.all;
            entity top_tb is
                    generic(
    stim_file : string := "vectors_3_bit.sim"
           end top_tb;
 11
12
13
           architecture tb_rtl of top_tb is
14
15
16
                    constant \ n \ : \ integer \ := \ 3;
                    signal psi : std_logic := '0';
 17
18
19
20
21
                     signal pso
                                              : std_logic;
                    signal pclk : std_logic := '0';
signal si : std_logic := '0';
signal so : std_logic := '0';
                    signal so : std_logic;
signal sclk : std_logic := '0';
signal ld : std_logic := '0';
signal test : std_logic := '0';
 22
23
24
                    25
 26
27
 28
                            );
port(
    psi : in std_logic;
    pso : out std_logic;
    pclk : in std_logic;
    si : in std_logic;
    so : out std_logic;
    so : out std_logic;
    sclk : in std_logic;
    ld : in std_logic;
    test : in std_logic;
);
 32
33
34
35
 36
37
38
39
                    end component;
 40
                    43
45
46
47
48
49
50
51
                     file stimulus : TEXT open read_mode is stim_file;
            begin
                    uut : top
generic map(
                            n => n
52
53
54
55
56
57
58
59
60
61
62
63
                           \begin{array}{lll} \text{rt } & \text{map} \big( \\ & \text{psi} & \Rightarrow & \text{psi} \,, \\ & \text{pso} & \Rightarrow & \text{pso} \,, \\ & \text{pclk} & \Rightarrow & \text{pclk} \,, \\ & \text{si} & \Rightarrow & \text{si} \,, \\ & \text{so} & \Rightarrow & \text{so} \,, \\ & \text{sclk} & \Rightarrow & \text{sclk} \,, \\ & \text{ld} & \Rightarrow & \text{ld} \,, \\ & \text{test} & \Rightarrow & \text{test} \end{array}
                            procedure clock_shifter is begin
66
67
68
69
70
71
72
73
74
75
76
                                     sclk <= '1';
wait for 20 ns;
sclk <= '0';
wait for 20 ns;
                            end procedure clock_shifter;
                            procedure clock_pin is begin
                                    pclk <= '1';
wait for 20 ns;
pclk <= '0';
wait for 20 ns;
 77
78
79
80
81
                            end procedure clock-pin;
                            variable l: line;
variable pin_str: string(1 to n*n);
variable shf_str: string(1 to n);
                    begin
                            while not endfile(stimulus) loop
                                    — load stimulus for this test
readline(stimulus, | ); read(|, pin_str);
                                     pin_vector <= to_std_logic_vector(pin_str);
                                     readline(stimulus, I); read(I, shf_str);
shift_vector <= to_std_logic_vector(shf_str);</pre>
                                      readline(stimulus, I); read(I, shf-str)
                                      result_vector <= to_std_logic_vector(shf_str);
                                      wait for 100 ns;
```

Progress Report 1 Page 18 of 24

```
-- clock in the pin
for i in 0 to (n*n)-1 loop
    psi <= pin_vector(i);
    wait for 20 ns;</pre>
                                  clock_pin;
end loop;
                                  -- clock in the value
for i in 0 to n-1 loop
    si <= shift_vector(i);
    wait for 20 ns;</pre>
110
111
                                           clock_shifter;
                                  end loop;
                                 — pull latch high so the first result
— loop will trigger the latch
ld <= '1';
wait for 20 ns;</pre>
116
117
                                  — clock out result and check it
for i in 0 to n-1 loop
clock_shifter;
121
                                  assert so = result_vector(i) report "Test Failed!"; ld <= '0'; wait for 20 ns; end loop;
122
\frac{123}{124}
125
126
                          end loop;
                          report "Test Complete" severity note; wait;
129
130
                   end process;
132
133
            end tb_rtl;
```

Listing 10: Top Level VHDL Test Bench

We decided to write a small Python script to generate the expected output vector for all possible PIN configurations and input values. Our test bench then runs through all of these vectors and checks if the output vector from our VHDL design matches the known output.

Listing 11: Python Vector Generator

Progress Report 1 Page 19 of 24

# 6.2 Top Level Test Mode

```
library ieee;
use ieee.std_logic_1164.all;
             entity top_test_tb is
end top_test_tb;
             architecture tb_rtl of top_test_tb is
                       \quad \  \text{constant } n \ : \ integer := \ 3;
 10
                      signal psi : std_logic := '0';
signal pso : std_logic;
signal pclk : std_logic := '0';
signal si : std_logic := '0';
signal so : std_logic;
 11
                      signal si : std_logic := 0;
signal so : std_logic;
signal sclk : std_logic := '0';
signal ld : std_logic := '0';
signal test : std_logic := '0';
 15
 16
17
 18
 19
20
21
                       component top
                               generic (
n : integer := n
22
 23
24
25
                                          psi
                                                      : in std_logic;
                                          pso : out std_logic;
pclk : in std_logic;
si : in std_logic;
 26
 27
28
29
                                         so : out std_logic;
sclk : in std_logic;
ld : in std_logic;
test : in std_logic
 30
31
32
33
34
35
36
                       end component;
             begin
37
38
39
40
41
42
43
44
                      uut : top
generic map(
                               n \Rightarrow n
                      )
port map(
    psi => psi,
    pso => pso,
    pclk => pclk,
    si => si,
    so => so,
    sclk => sclk,
    ld => ld,
    test => test
};
45
46
47
48
49
50
51
52
                      );
53
54
55
56
                               procedure clock is begin
                                         sclk <= '1';
wait for 20 ns;
sclk <= '0';
wait for 20 ns;
57
58
60
61
62
63
64
65
66
67
70
71
72
73
74
75
76
77
78
                      wait for 20 ns;
end procedure clock;
begin
                                wait for 20 ns;
                               — pull test line high to enable test mode test <= '1';
                               -- clock in a '1'
si <= '1';</pre>
                               si <= '1';
wait for 20 ns;
clock;
                               -- clock in a '0'
si <= '0';
wait for 20 ns;</pre>
                                clock:
                               — push the pulse through till just before the last FF — (n*n)+n = number of flip flops — 2 = we already did two clocks — 1 = we want to stop before before final output for i in 1 to (n*n)+n-2-1 loop
 80
81
82
                                           clock:
                                end loop;
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
                               — check to make sure the bit in front of the pulse is 0
assert so = '0' report "Bit leading pulse not zero";
clock;
— check to make sure the pulse is 1
assert so = '1' report "Pulse is not zero";
                                 clock;
                                 — check to make sure the bit behind pulse is 0
assert so = '0' report "Pulse trailing pulse not zero";
                                report "Test Complete" severity note;
wait;
                       end process;
            end tb_rtl;
```

 $\textbf{Listing 12:} \ \, \textbf{Top Level Test Mode VHDL Test Bench}$ 

Progress Report 1 Page 20 of 24

#### 6.3 PIN Slice

```
use ieee.std_logic_1164.all;
             entity pin_slice_tb is
end pin_slice_tb;
             architecture tb_rtl of pin_slice_tb is
                      signal zi : std_logic := '0';
signal qi : std_logic := '0';
signal wi : std_logic := '0';
signal ci : std_logic := '0';
signal zo : std_logic;
signal zo : std_logic;
10
11
14
                       signal wo : std_logic;
signal co : std_logic;
15
16
17
\frac{18}{19}
                       component pin_slice
                                port(
zi : in std_logic;
20
21
                                         zi : in std_logic;
qi : in std_logic;
wi : in std_logic;
ci : in std_logic;
zo : out std_logic;
qo : out std_logic;
wo : out std_logic;
co : out std_logic
22
23
24
25
26
27
28
29
                       end component;
30
31
32
                      \begin{array}{ll} \text{uut} : \ \text{pin\_slice} \\ \text{port} \ \text{map}( \\ \text{zi} \Rightarrow \text{zi}, \\ \text{qi} \Rightarrow \text{qi}, \\ \text{wi} \Rightarrow \text{wi}, \\ \text{ci} \Rightarrow \text{ci}, \\ \text{zo} \Rightarrow \text{zo}, \\ \text{qo} \Rightarrow \text{qo}, \\ \text{wo} \Rightarrow \text{wo}, \\ \end{array}
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
                       process
                                type pattern_type is record
                                — inputs
zi, qi, wi: std_logic;
— output
zo: std_logic;
end record;
48
49
50
51
52
                                53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
71
72
73
74
75
77
78
79
                                         check each pattern
                                for i in patterns' range loop
                                         -- set the inputs
zi <= patterns(i).zi;
qi <= patterns(i).qi;
wi <= patterns(i).wi;
wait for 10 ns;</pre>
                                           — pulse the clock and check clock passthrough ci <= '1':
                                           — pulse the clock and check clock passthrough ci \leq '1'; wait for 10 ns; assert co = '1' report "CO does not equal 1" severity error; ci \leq '0'; wait for 10 ns; assert co = '0' report "CO does not equal 0" severity error;
80
81
82
83
84
85
                                           — check the outputs
assert qo = patterns(i).qi report "Ql not equal QO" severity error;
assert zo = patterns(i).zo report "ZO does not match pattern" severity error;
86
87
88
89
90
                                 end loop;
                                 report "Test Complete" severity note;
                                  wait:
             end th rtl:
```

Listing 13: PIN Slice VHDL Test Bench

Progress Report 1 Page 21 of 24

#### 6.4 Shifter Slice

```
use ieee.std_logic_1164.all;
             entity shift_slice_tb is
end shift_slice_tb;
              architecture tb_rtl of shift_slice_tb is
                       signal sclki : std_logic := '0';
signal sclko : std_logic;
signal ldi : std_logic := '0';
signal ldo : std_logic;
signal si : std_logic := '0';
10
11
14
                        signal so
                                                         : std_logic;
: std_logic := '0';
15
                        signal z
16
17
                        component shift_slice is
                                  port(
sclki : in std_logic;
sclko : out std_logic;
18
19
                                                           : in std_logic;
: out std_logic;
: in std_logic;
: out std_logic;
: in std_logic;
: out std_logic;
: out std_logic;
20
21
                                            Ido :
22
23
24
25
                                            z
26
                        end component;
29
            begin
30
31
32
                       \begin{array}{lll} \text{uut} : & \text{shift.slice} \\ \text{port} & \text{map} \big( \\ & \text{sclki} \Rightarrow \text{sclki}, \\ & \text{sclko} \Rightarrow \text{sclko}, \\ & \text{ldi} & \Rightarrow \text{ldi}, \\ & \text{ldo} & \Rightarrow \text{ldo}, \\ & \text{si} & \Rightarrow \text{si}, \\ & \text{so} & \Rightarrow \text{so}, \\ & \text{z} & \Rightarrow \text{z} \\ \big); \end{array}
33
34
35
36
37
38
39
40
41
42
43
                        );
                                  type pattern_type is record
                                 -- inputs
| Idi, z, si : std_logic;
-- output
so : std_logic;
end record;
45
\frac{46}{47}
48
49
50
51
52
                                 53
54
55
56
\begin{array}{c} 57 \\ 58 \\ 59 \\ 60 \\ 61 \\ 62 \\ 63 \\ 64 \\ 65 \\ 66 \\ 67 \\ 70 \\ 71 \\ 72 \\ 73 \\ 74 \\ 75 \end{array}
                        begin
                                 — check each pattern
for i in patterns 'range loop
                                                   set the inputs
                                           -- set the inputs
Idi <= patterns(i).Idi;
z <= patterns(i).z;
si <= patterns(i).si;
wait for 10 ns;</pre>
                                           — pulse the clock and check clock passthrough sclki <= '1'; wait for 10 ns; assert sclko = '1' report "SCLKO does not equal 1" severity error; assert Ido = patterns(i). Idi report "SCLKO does not equal 1" severity error; sclki <= '0'; wait for 10 ns; assert sclko = '0' report "SCLKO does not equal 0" severity error; assert Ido = patterns(i). Idi report "SCLKO does not equal 1" severity error;
76
77
78
79
82
                                                   check the output
83
84
85
                                            assert so = patterns(i).so report "SO is incorrect" severity error;
                                  end loop;
86
87
88
89
                                  report "Test Complete" severity note;
wait;
                        end process;
              end tb_rtl;
```

Listing 14: Parallel Load Shifter Slice VHDL Test Bench

Progress Report 1 Page 22 of 24

#### 7 VHDL Test Bench Results

#### 7.1 Top Level Functional

While our top level functional testbench is completely automated and does an exhaustive test on all possible inputs an example waveform is shown below. We can first see that we clock in a PIN configuration vector of 000001000 which enables slice Z1W2. We then shift in a value of 001. Given these input vectors we expect the output vector to be 010. We can see from the waveform below that we achieve the expected result.




Figure 19: Top Level Functional Test Bench Waveform

# 7.2 Top Level Test Mode

Our top level test mode testbench is also completely automated. For this test we simply send a pulse through all the flip flops and count the number of clock cycles it takes for the pulse to come out the other end. For a 3-Bit configuration there are 3\*3+3 flip flops so we expect the pulse to appear at the output after 12 clock pulses. We can see from the waveform below that we achieve the expected output.




Figure 20: Top Level Test Mode Test Bench Waveform

# 8 Work Division

Task	Person
Pinout Diagram	Both
Explanation of Functionality	Both
Design Decisions	Both
Top Level Block Diagrams	Both
Shifter Block Diagrams	$\mathrm{Qi}$
PIN Block Diagrams	Thrun
VHDL Shifter+TB	$\mathrm{Qi}$
VHDL PIN+TB	$\mathrm{Qi}$
VHDL Top+TB	Thrun
VHDL Top Test Mode TB	Thrun

Table 2: Task Assignment

Progress Report 1 Page 23 of 24