INTRANEX

INTRANEX is a **programmable interconnect network** that accepts a N bit input W and produces a N bit output Z. The interconnect can be programmed to realize any mapping from W to Z.

 $\begin{array}{c} \textit{University of Cincinnati - EECE 6080} \\ & \text{Fall 2013} \end{array}$

Max Thrun 973 919 6593 max.thrun@gmail.com (Coordinator)

 $\begin{array}{c} {\rm Xiaohu~Qi} \\ 513~652~2075 \\ {\rm qixiaohuihaha@gmail.com} \end{array}$

Contents

1	Pin	Pinout Diagram 4					
2	Chi	p Functionality	6				
	2.1	Configuring the Programmable Interconnect Network	6				
	2.2	Loading and reading a value	6				
	2.3	Test Mode	6				
3	Des	Design Decisions 7					
4	Blo	ck Diagrams	7				
	4.1	Top Level	7				
	4.2	Parallel Load Shift Register	8				
		4.2.1 Bit-slicing Scheme	8				
		4.2.2 Bit-Slice	8				
	4.3	Programmable Interconnect Network	9				
		4.3.1 Bit-slicing Scheme	9				
		4.3.2 Bit-Slice	10				
5 VHDL Models							
	5.1	Top Level	10				
	5.2	PIN	10				
	5.3	PIN Slice	11				
	5.4	Shifter	12				
	5.5	Shifter Slice	13				
	5.6	Gates	14				
6	VH	DL Test Benches	16				
	6.1	Top Level	16				
	6.2	PIN	16				
	6.3	PIN Slice	16				
	6.4	Shifter	17				
	6.5	Shifter Slice	17				
7	Wo	rk Division	19				

List of Figures

1	Pinout Diagram	4
2	PIN Configuration	6
3	Loading a value	6
4	Loading a value and reading the result	6
5	Enabling test mode and loading all DFFs	6
6	Top Level Block Diagram (3-Bit Configuration)	7
7	Parallel Load Bit-Sliced Shifter Register (3-Bit Configuration)	8
8	Parallel Load Shifter Register Bit-Slice	8
9	Bit-Sliced Programmable Interconnect Network (3-Bit Configuration)	9
10	Programmable Interconnect Network Bit-Slice	10
List 1 Listi	of Tables Pin Descriptions	5
1	PIN VHDL Module	10
2	PIN Slice VHDL Module	
3	Parallel Load Shifter VHDL Module	
4	Parallel Load Shifter Slice VHDL Module	13
5	AOI21X1 VHDL Module	14
6	DFFPOSX1 VHDL Module	14
7	INVX1 VHDL Module	15
8	MUX2X1 VHDL Module	
9	PIN Slice VHDL Test Bench	16
10	Parallel Load Shifter Slice VHDL Test Bench	17

Progress Report 1 Page 3 of 19

1 Pinout Diagram




Figure 1: Pinout Diagram

Progress Report 1 Page 4 of 19

Pin #	Name	Type	Description
1	PSI	I	PIN serial input
2	PSO	О	PIN serial output
3	PCLKI	I	PIN clock input
4	PCLKO	О	PIN clock output
5	SI	I	Serial input
6	SO	О	Serial output
7	SCLKI	I	Serial clock input
8	SCLKO	О	Serial clock output
9	LDI	I	Parallel load input (active low)
10	LDO	I	Parallel load output (active low)
11	TII	I	Test inverter input
12	TIO	О	Test interter output
13	TFD	I	Test flip-flop D input
14	TFC	I	Test flip-flop clock input
15	TFQ	О	Test flop-flop Q output
16	TSI	I	Test shift slice serial input
17	TSO	О	Test shift slice serial output
18	TSCI	I	Test shift slice clock input
19	TSCO	О	Test shift slice clock output
20	TSLI	I	Test shift slice load input
21	TSLO	О	Test shift slice load output
22	VDD	Р	
23	GND	Р	
24	_	-	_
25	_	-	_
26	_	-	_
27	_	-	_
28	_	-	_
29	_	-	_
30	_	-	_
31	_	-	_
32	_	-	_
33	_	-	_
34	_	-	_
35	_	-	_
36	_	-	_
37	_	-	_
38	_	-	_
39	_	-	_
40	_	-	

Table 1: Pin Descriptions

Progress Report 1 Page 5 of 19

2 Chip Functionality

2.1 Configuring the Programmable Interconnect Network





Figure 2: PIN Configuration

2.2 Loading and reading a value







Figure 4: Loading a value and reading the result

2.3 Test Mode



 ${\bf Figure~5:~Enabling~test~mode~and~loading~all~DFFs}$

Progress Report 1 Page 6 of 19

3 Design Decisions

4 Block Diagrams

4.1 Top Level




Figure 6: Top Level Block Diagram (3-Bit Configuration)

Progress Report 1 Page 7 of 19

4.2 Parallel Load Shift Register

4.2.1 Bit-slicing Scheme




Figure 7: Parallel Load Bit-Sliced Shifter Register (3-Bit Configuration)

4.2.2 Bit-Slice




Figure 8: Parallel Load Shifter Register Bit-Slice

Progress Report 1 Page 8 of 19

4.3 Programmable Interconnect Network

4.3.1 Bit-slicing Scheme




Figure 9: Bit-Sliced Programmable Interconnect Network (3-Bit Configuration)

Progress Report 1 Page 9 of 19

4.3.2 Bit-Slice




Figure 10: Programmable Interconnect Network Bit-Slice

5 VHDL Models

5.1 Top Level

5.2 PIN

```
library ieee;
   use ieee.std_logic_1164.all;
   entity pin is
        generic (
            n \; : \; integer := \; 3
6
        );
        port (
            clk : in std_logic;
            psi : in std_logic;
10
            z : out std_logic_vector((n-1) downto 0);
11
            w : in std_logic_vector((n-1) downto 0)
12
        );
13
   end pin;
14
15
   architecture rtl of pin is
16
17
        component pin_slice is
18
            port (
19
                 zi : in std_logic;
20
                 qi : in std_logic;
21
22
                wi : in std_logic;
                ci : in std_logic;
23
                zo : out std_logic;
24
                qo : out std_logic;
25
```

Progress Report 1 Page 10 of 19

```
wo : out std_logic;
26
27
                 co : out std_logic
28
             );
        end component;
29
30
        —type carry_array is array (0 to n) of std_logic_vector(n downto 0);
31
        type carry_array is array (0 to n, 0 to n) of std_logic;
32
        signal zo : carry_array;
33
        signal co : carry_array;
35
        signal wo : carry_array;
36
        signal qo : carry_array;
37
        begin
38
39
        -- setup first and last inputs for each row
40
        z_{-}connect : for i in 0 to n-1 generate
41
            zo(i, 0) \le '0';
            z(i) \le zo(i, n);
43
        end generate;
44
45
        -- setup first inputs for each column
46
        w\_connect : for i in 0 to n{-}1 generate
            wo(0, i) \le w(i);
        end generate;
49
50
        -- setup row transfer
51
        — (last output of row to first input of next row)
52
        r_connect : for i in 0 to n-2 generate
53
             qo(i, 0) \le qo(i+1, n);
             co(i, 0) \le co(i+1, n);
        end generate;
56
57
        -- connect external inputs
58
        qo(n-1, 0) \leq psi;
59
        co(n-1, 0) \ll clk;
60
61
        -- generate the grid of slices
62
        pin_z_gen : for zz in 0 to n-1 generate
63
             pin_w_gen : for ww in 0 to n-1 generate
64
                 pin_i: pin_slice port map(
65
                      zi \Rightarrow zo(zz, ww),
66
                      qi \Rightarrow qo(zz, ww),
                      wi \Rightarrow wo(zz, ww),
                      ci \Rightarrow co(zz, ww),
69
                      zo \Rightarrow zo(zz, ww+1),
70
                      qo \Rightarrow qo(zz, ww+1),
71
                      wo \Rightarrow wo(zz+1, ww),
72
                      co \Rightarrow co(zz, ww+1)
73
             end generate;
75
        end generate;
76
77
   end rtl;
78
```

Listing 1: PIN VHDL Module

5.3 PIN Slice

Progress Report 1 Page 11 of 19

```
library ieee;
    use ieee.std_logic_1164.all;
2
    entity pin_slice is
        port (
5
             zi : in std_logic;
6
             qi : in std_logic;
             wi : in std_logic;
             ci : in std_logic;
             zo : out std_logic;
11
             qo : out std_logic;
             wo : out std_logic;
12
             co : out std_logic
13
        );
14
   end pin_slice;
15
16
    architecture rtl of pin_slice is
17
18
         signal g1_o : std_logic := '0';
19
         \begin{tabular}{lll} \textbf{signal} & \tt g2\_o & \tt : & \tt std\_logic & \tt := '0'; \\ \end{tabular}
20
21
    begin
22
23
        g1 : entity work.dffposx1 port map(ci, qi, g1_o);
24
        g2 : entity work.aoi21x1 port map(wi, g1_o, zi, g2_o);
25
        g3 : entity work.invx1
                                        port map(g2_o, zo);
26
27
        -- pass through
28
        co <= ci;
29
        wo \ll wi;
30
        qo <= g1\_o;
31
32
   end rtl;
33
```

Listing 2: PIN Slice VHDL Module

5.4 Shifter

```
library ieee;
   use ieee.std_logic_1164.all;
   entity shift is
       generic (
5
            n : integer := 3
6
       port (
            clk : in
                       std_logic;
            ١d
               : in
                       std_logic;
10
            si
               : in
                       std_logic;
11
                : in
                       std_logic_vector((n-1) downto 0);
12
                : out std_logic_vector((n-1) downto 0)
13
       );
   end shift;
15
16
   architecture rtl of shift is
17
18
```

Progress Report 1 Page 12 of 19

```
component shift_slice
19
20
             port (
                 sclki : in std_logic;
21
                 sclko : out std_logic;
22
                       in
                               std_logic;
23
                 ldo
                      : out std_logic;
24
                 si
                        : in std_logic;
25
                        : out std_logic;
26
                 so
                        : in std_logic
27
             );
29
        end component;
30
        -- vector to hold values between slices
31
        signal so : std_logic_vector(n downto 0) := (others => '0');
32
        signal clko : std_logic_vector(n downto 0) := (others => '0');
33
        signal Ido : std_logic_vector(n downto 0) := (others => '0');
34
35
36
37
        - input of slice 0 comes from module input
38
        so(0) \ll si;
39
        Ido(0) \ll Id;
        clko(0) \ll clk;
42
        — generate N slices
43
        shift_gen : for i in 0 to n-1 generate
44
             shift_i: shift_slice port map(
45
                 sclki => clko(i),
46
                 sclko \Rightarrow clko(i+1),
                 Idi \Rightarrow Ido(i),
                 Ido \Rightarrow Ido(i+1),
49
                 si \Rightarrow so(i),
50
                 so \Rightarrow so(i+1),
51
                 z \Rightarrow z(i)
52
             );
53
        end generate;
55
        -- connect the output of each slice to final output vector
56
        connect : for i in 0 to n-1 generate
57
            w(i) \le so(i+1);
58
        end generate;
59
   end rtl;
```

Listing 3: Parallel Load Shifter VHDL Module

5.5 Shifter Slice

```
library ieee;
use ieee.std_logic_1164.all;

entity shift_slice is

port(

sclki : in std_logic;

sclko : out std_logic;

ldi : in std_logic;

ldo : out std_logic;
```

Progress Report 1 Page 13 of 19

```
: in std_logic;
            si
10
                   : out std_logic;
11
            SO
                   : in std_logic
12
        );
13
   end shift_slice;
14
15
   architecture rtl of shift_slice is
16
17
        signal g1_o : std_logic := '0';
18
19
20
   begin
21
                                   port map(z, si, Idi, g1_o);
        g1 : entity work.mux2x1
22
        g2 : entity work.dffposx1 port map(sclki, g1_o, so);
23
24
       -- pass through
25
        sclko <= sclki;</pre>
26
        ldo <= ldi;</pre>
27
28
   end rtl;
29
```

Listing 4: Parallel Load Shifter Slice VHDL Module

5.6 Gates

```
library ieee;
   use ieee.std_logic_1164.all;
2
   entity aoi21x1 is
       generic(delay : time := 0 ps);
       port (
6
            a : in std_logic;
           b : in std_logic;
           c : in std_logic;
            y : out std_logic
10
       );
11
   end aoi21x1;
12
13
   architecture rtl of aoi21x1 is begin
14
       process(a, b, c) begin
15
           y \le not ((a and b) or c) after delay;
16
       end process;
17
   end rtl;
```

Listing 5: AOI21X1 VHDL Module

Progress Report 1 Page 14 of 19

```
end dffposx1;

architecture rtl of dffposx1 is begin

process(c) begin

if rising_edge(c) then

q <= d after delay;

end if;

end process;

end rtl;</pre>
```

Listing 6: DFFPOSX1 VHDL Module

```
library ieee;
   use ieee.std_logic_1164.all;
2
   entity invx1 is
       generic(delay : time := 0 ps);
       port (
            a : in std_logic;
           y : out std_logic
       );
   end invx1;
10
11
   architecture rtl of invx1 is begin
12
13
       y <= not a after delay;
   end rtl;
```

Listing 7: INVX1 VHDL Module

```
library ieee;
   use ieee.std_logic_1164.all;
2
   entity mux2x1 is
       generic(delay : time := 0 ps);
            a : in std_logic;
            b : in std_logic;
            s : in std_logic;
9
            y : out std_logic
10
        );
11
   end mux2x1;
12
13
   architecture rtl of mux2x1 is begin
14
       process(a, b, s) begin
15
            if (s = '1') then
16
                y <= b after delay;
17
18
                y <= a after delay;
19
            end if;
20
       end process;
21
   end rtl;
22
```

Listing 8: MUX2X1 VHDL Module

Progress Report 1 Page 15 of 19

6 VHDL Test Benches

- 6.1 Top Level
- 6.2 PIN
- 6.3 PIN Slice

```
library ieee;
   use ieee.std_logic_1164.all;
2
   entity pin_slice_tb is
   end pin_slice_tb;
5
   architecture tb_rtl of pin_slice_tb is
        signal zi : std_logic := '0';
9
        signal qi : std_logic := '0';
10
11
        signal wi : std_logic := '0';
12
        signal ci : std_logic := '0';
        signal zo : std_logic;
13
        signal qo : std_logic;
14
        signal wo : std_logic;
15
        signal co : std_logic;
16
        component pin_slice
18
             port (
19
                  zi : in std_logic;
20
                  qi : in std_logic;
21
                  wi : in std_logic;
22
                  ci : in std_logic;
23
24
                  zo : out std_logic;
25
                  qo : out std_logic;
                  wo : out std_logic;
26
                  co : out std_logic
27
             );
28
        end component;
29
30
   begin
31
32
        uut : pin_slice
33
        port map(
34
             zi \Rightarrow zi,
35
             qi \Rightarrow qi
36
             wi \Rightarrow wi,
38
             ci \Rightarrow ci,
             zo \Rightarrow zo,
39
             qo \Rightarrow qo,
40
             wo \Rightarrow wo,
41
             co => co
42
        );
43
44
        process
45
             type pattern_type is record
46
                  -- inputs
47
                  zi, qi, wi : std_logic;
48
```

Progress Report 1 Page 16 of 19

-- output

49

```
zo : std_logic;
50
51
            end record;
            type pattern_array is array (natural range <>) of pattern_type;
53
            constant patterns : pattern_array :=
54
             —zi qi wi
                            ZO
55
            (('0','0','0','0', '0'),
56
             ('0','0','1', '0'),
57
             ('0','1','0', '0'),
58
             '1'),
59
                            '1'),
60
                            '1'),
61
                            '1'),
62
             ('1','1','1', '1'));
63
64
       begin
65

    check each pattern

            for i in patterns 'range loop
67
68
                -- set the inputs
69
                zi <= patterns(i).zi;
70
                qi <= patterns(i).qi;</pre>
71
                wi <= patterns(i).wi;</pre>
                wait for 10 ns;
73
74
                -- pulse the clock and check clock passthrough
75
                ci \ll '1';
76
                wait for 10 ns;
77
                assert co = '1' report "CO does not equal 1" severity error;
                ci <= '0';
                wait for 10 ns;
80
                assert co = '0' report "CO does not equal 0" severity error;
81
82
                -- check the outputs
83
                assert qo = patterns(i).qi report "Ql not equal QO" severity error;
84
                assert zo = patterns(i).zo report "ZO does not match pattern" severity error;
85
86
            end loop;
87
88
            report "Test Complete" severity note;
89
            wait;
90
91
       end process;
92
93
   end tb_rtl;
94
```

 ${\bf Listing~9:~PIN~Slice~VHDL~Test~Bench}$

6.4 Shifter

6.5 Shifter Slice

```
library ieee;
use ieee.std_logic_1164.all;

entity shift_slice_tb is
```

Progress Report 1 Page 17 of 19

```
end shift_slice_tb;
   architecture tb_rtl of shift_slice_tb is
        signal sclki : std_logic := '0';
        signal sclko : std_logic;
10
        signal Idi
                       : std_logic := '0';
11
        signal Ido
                     : std_logic;
12
        signal si
                       : std_logic := '0';
13
14
        signal so
                       : std_logic;
15
        signal z
                       : std_logic := '0';
16
        component shift_slice is
17
            port (
18
                 sclki : in std_logic;
19
                 sclko : out std_logic;
20
21
                 ldi
                      : in std_logic;
                      : out std_logic;
22
                       : in std_logic;
                 s i
23
                        : out std_logic;
                 so
24
                        : in std_logic
25
26
27
        end component;
28
   begin
29
30
        uut : shift_slice
31
        port map(
32
             sclki => sclki,
             sclko => sclko,
             l d i
                   => Idi
35
             ldo
                   => Ido
36
             si
                   => si
37
                   => so
             SO
38
             z
                   => z
39
        );
40
41
        process
42
            type pattern_type is record
43
                 -- inputs
44
                 ldi, z, si : std_logic;
45
                 -- output
                 so : std_logic;
            end record;
48
49
             type pattern_array is array (natural range <>) of pattern_type;
50
             constant patterns : pattern_array :=
51
            --- Idi z si
52
                              50
            ('0','0','0','0',
('0','0','1',
('0','1','0',
('0','1','1',
                              '0'),
53
                              '0'),
54
                              '1'
55
                              '1'),
56
                              '0'),
57
              ('1','0','1',
                              '1'),
58
              ('1','1','0',
                              '0'),
              ('1','1','1',
                              '1'));
61
        begin
62
              – check each pattern
63
```

Progress Report 1 Page 18 of 19

```
for i in patterns' range loop
64
65
                -- set the inputs
                ldi <= patterns(i).ldi;</pre>
67
                   <= patterns(i).z;</pre>
68
                si <= patterns(i).si;</pre>
69
                wait for 10 ns;
70
71
                -- pulse the clock and check clock passthrough
                sclki <= '1';
73
                wait for 10 ns;
74
                assert sclko = '1' report "SCLKO does not equal 1" severity error;
75
                assert | do = patterns(i). | di report "SCLKO does not equal 1" severity error;
76
                sclki <= '0';
77
                wait for 10 ns;
78
                assert sclko = '0' report "SCLKO does not equal 0" severity error;
                assert Ido = patterns(i). Idi report "SCLKO does not equal 1" severity error;
80
81
                -- check the output
82
                assert so = patterns(i).so report "SO is incorrect" severity error;
83
            end loop;
            report "Test Complete" severity note;
87
            wait;
88
89
       end process;
90
91
   end tb_rtl;
```

Listing 10: Parallel Load Shifter Slice VHDL Test Bench

7 Work Division

Progress Report 1 Page 19 of 19