8-Bit Softcore CPU

Submitted as the Capstone Project for the Master of Engineering Degree

Max Thrun

1 Abstract

The purpose of this project is to create a custom 8-bit softcore computer processing unit (CPU) which can ultimately be used and expanded on for both educational and practical purposes. This project explores the design and implementation of a complete system on chip (SoC) in the hardware description language Verilog and realized on a field programmable gate array (FPGA). A simple assembler and program loader, written in Python, are also developed in order to form a complete development package. With these components we are able to compile programs written in our custom assembly language and run them on our custom CPU in a FPGA development board.

2 Introduction

The understanding, design, and implementation of a computer processing unit is something that is often challenging for most people when they are first studying the field. There are seemingly infinite resources on the subject but there are very few that provide an easily digestible top to bottom example going from the compiler down to the hardware.

When I personally started studying the topic of CPUs I had a strong urge to implement my own and be able to compile and run small programs on it, which is a sentiment I feel is common amongst people first getting interested in the topic. Like many, I have found that I often learn best by example and I was frustrated with the lack of easy to understand example projects out there. It was not until I came across the Your First CPU! [1] blog posts, which provided a simple concrete example of implementing a CPU, that things really clicked. The Your First CPU! blog posts were good at helping me get an understanding of a CPU on the hardware level but it left a lot to be desired on the software end as it provided fairly complex Flex and Bison [2] scripts to parse and assemble programs. While these tools are popular and extremely powerful I felt that they were over complicated for what I wanted to achieve at the time which was to just simply compile a small program and run it on my custom CPU.

There are numerous other example projects out there of CPUs but most that I have come across in the past were either too complex, incomplete, or just implemented in a way that I personally found confusing. With this project I try to bridge some of these gaps by providing a small, simple, working example of a CPU as well as providing a basic assembler and a tool to load and run programs.

3 Implementation

3.1 Design Overview

The main goal of this project is to show an example of a working CPU. While this can be achieved purely through simulation it is much more satisfying to see a physical implementation running on a development board which can provide various inputs and outputs (IO). For my implementation I chose to use an Altera DE-1 development board which has a Cyclone II FPGA and a plethora of various IO such as LEDs, switches, 7 segment displays, as well as more complex peripherals such as audio.

In order to communicate with these peripherals we need additional components besides the CPU. Firstly, we need random access memory (RAM) which we will use to store our program and which the program will use to store information while it is running. The Cyclone II, like most modern FPGAs, has internal RAM which we can use for this purpose. Secondly, we need some general purpose input and output (referred to as GPI and GPO in this project) modules in order to interface with peripherals such as LEDs and switches. Additionally, we would like to have some way of performing timed events, such as flashing the LEDs a certain rate. A 32-bit timer module has been implemented to achieve this. When the CPU needs to read or write data we need module which can determine if the CPU is trying to talk to RAM or a peripheral. This module is called a memory mapper as it maps different memory locations as seen by the CPU to various other components throughout the system. Finally, we need a way to load the programs into the system which is achieved by a serial bootloader.

A system block diagram which illustrates the connection between the DE-1 peripherals and the various components in the design is shown below.




Figure 1: System Block Diagram

3.2 CPU

The CPU for this project is non-piplined and each instruction takes 7 clock cycles to complete. Additionally, I have chosen to go with a Von Neumann style architecture [4] where the data and instructions are both stored in the same memory and accessed by a single bus. The reason for this over a Harvard style architecture [6] is that it is slightly simpler to implement and also allows us to more easily achieve cool tricks such as having a program modify its own code [5]. One of the down sides of using a Von Neumann architecture is that you cannot access the instruction and data memory at the same time. This means that you would typically need a whole extra cycle just to fetch or store data. To avoid this I am actually clocking the CPU on the opposite edge of the clock relative to the rest of the system. This means that the CPU steps on the positive edge and the memory responds on the negative edge which allows the data to be ready by the next CPU cycle. Doing this saves us up to 2 clock cycles per instruction.




Figure 2: CPU Instruction Cycle

Each instruction is 4 bytes long which requires 4 fetch stages to form the complete instruction word as our RAM only accesses single bytes at a time. Typically, the next stage would be to decode the instruction being that in some instruction sets the operands might cross byte boundaries and you need to wait until you have fetched all the bytes before you can decode the instruction. To simplify things, in our CPU the opcode and each operand get their own separate byte with the exception of memory addresses which require two bytes. The side effect of this is that each operand can address up to 256 registers which in practice is unusual (a typical CPU might only have a couple dozen registers at most). We will consider this huge register file a feature as it actually makes writing a high level language compiler significantly easier as you do not need to worry about high pressure register allocation. Since we do not actually have to decode the instruction the decode stage is used to increment the program counter and switch the memory address that the CPU is looking at to the address of the data specified by the instruction.

The table below summarizes the 22 instructions that are currently implemented.

D.4	Operands	Description	32-Bit Instruction Word		
Mnemonic			MSb		\mathbf{LSb}
HALT		Stop program execution	00000000		
LD	d,m	Load value at address m into register d	0000001	$\tt ddddddd \ mmmmmmm$	mmmmmmm
ST	s,m	Store register s into memory address m	00000010	ssssss mmmmmmm	mmmmmmm
STL	1,m	Store literal 1 into memory address m	00000011	11111111 mmmmmmmm	mmmmmmm
LDL	d,l	Load literal 1 into register d	00000100	dddddddd aaaaaaaa	
MOV	d,s	Move register s into register d	00000101	dddddddd aaaaaaaa	
ADD	d,a,b	d = a + b	00000110	ddddddd aaaaaaaa	bbbbbbbb
SUB	d,a,b	d = a - b	00000111	ddddddd aaaaaaaa	bbbbbbbb
AND	d,a,b	d = a & b	00001000	dddddddd aaaaaaaa	bbbbbbbb
OR	d,a,b	d = a b	00001001	ddddddd aaaaaaaa	bbbbbbbb
XOR	d,a,b	$d = a \oplus b$	00001010	ddddddd aaaaaaaa	bbbbbbbb
SFL	d,a,b	d = a << b	00001011	ddddddd aaaaaaaa	bbbbbbbb
SFR	d,a,b	d = a << b	00001100	ddddddd aaaaaaaa	bbbbbbbb
INC	d,a,b	d = a + 1	00001101	ddddddd aaaaaaaa	bbbbbbbb
DEC	d,a,b	d = a - 1	00001110	ddddddd aaaaaaaa	bbbbbbbb
EQL	d,a,b	d = a == b	00001111	dddddddd aaaaaaaa	bbbbbbbb
GTH	d,a,b	d = a > b	00010000	ddddddd aaaaaaaa	bbbbbbbb
LTH	d,a,b	d = a < b	00010001	dddddddd aaaaaaaa	bbbbbbbb
INV	d,a	d = ~a	00010010	dddddddd aaaaaaaa	
BRZ	a,m	Branch to m if register a is zero	00010011	aaaaaaa mmmmmmm	mmmmmmm
BRNZ	a,m	Branch to m if register a is not zero	00010100	aaaaaaa mmmmmmm	mmmmmmm
JMP	m	Jump to address m	00010101	mmmmmmm mmmmmmm	

Table 1: Instruction Set Description & Encoding

3.3 Memory Mapping

All input, outputs, and internal peripherals such as the 32-bit timer and the UART are accessed and controlled via memory accesses in a scheme called memorymapped IO [7]. In this scheme each peripheral is assigned a memory address and then watches for this address on the memory bus. When the CPU writes to this address it stores the data to its own internal registers. When the CPU is doing a read we need a single entity in charge of figuring out which peripherals data to give to the CPU. This entity is called the memory mapper and it has a list of the memory addresses of all the peripherals. All the peripherals feed their outputs into the memory mapper. The memory mapper then looks at the address that the CPU wants and feeds it the corresponding peripherals data. If the requested address does not belong to any peripheral the memory mapper selects the RAM as the CPU input.

One downside of this approach is that we are wasting RAM. When the CPU writes to the memory address belonging to a peripheral that data also gets written into RAM but when the CPU reads back the memory at that address the memory mapper will direct the peripherals output to the CPU, not the RAMs output. In our case we have only a handful of memory mapped peripherals and lots of RAM so it is not a huge issue.




Figure 3: SoC Memory Map

The diagram to the right shows the memory map of our address space. There are 8 GPI peripherals and 8 GPO peripheral and each one takes 1 byte. The UART uses 3 bytes, 2 for data in and out and a third one for status and control. Addresses 0x0013 through 0x0019 are reserved for future peripherals that might be added. The program space starts at 0x0020 and extends all the way to 0xFFFF which gives the program about 65KB of usable space (not accounting for the size of the program itself). Note that this is the maximum amount of memory that the CPU is capable of addressing, it does not mean that amount of RAM will actually be available. The amount of RAM in FPGAs varies so the size of the RAM is configurable at build time by setting the RAM_ADDR_BITS define in the constants.v file. In my case, I can only fit about 8KB of RAM in the Cyclone II that is on my development board. Most actual production SoCs contain internal RAM but since I am targeting FPGAs, which might not have a lot of internal RAM, I did not want to make internal RAM a hard requirement so I brought out the RAM interface. This makes it easy to use re-use the SoC module with external RAMs, such as the SRAM that is on my DE-1 development board.

3.4 Bootloader

One of the bigger challenges of running our system on an FPGA is loading the program into RAM. Under simulation it is as easy as using the \$readmemb("filename") function but it is not as straight forward when targeting a physical device. It is possible to bake the program in with the FPGA bitstream using a memory initialization file [8] but this would require us to resynthesize and flash the FPGA every time we wanted to run a new program.

Another obvious solution would be to store the program on an SD card and write a hardware state machine to read it. While this initially seems like an attractive solution due to the ubiquity of SD cards it has three major drawbacks: interfacing with an SD card is not simple, not all FPGA development boards have an SD card slot, and every time you want to update the program you have to remove the SD card, put it in your computer, change the program, take it out, put it back in the dev board, and reset the FPGA. For rapid development, which is what we want to do, this process is unacceptable.

Yet another solution is to load our program via a serial port. All FPGAs are capable of implementing a UART and getting a USB to UART adaptor is cheap and easy. Also, with this method we can simply press a button on the development board to put the system into 'boot mode' and then run a little script on the computer to send the program over. The only disadvantage of this method is that the program is volatile, if we power cycle the board we have to resend the program. Since the goals of this project do not involve embedding our FPGA into a system that needs to be able to survive power cycles the UART solution is great.




Figure 4: Bootloader State Machine

The UART bootloader needs to be able to do 2 main things: receive and write a program to RAM, and reset the CPU after it is done. The state diagram shown above illustrates this process. The state machine sits in an idle state until a boot trigger event, which I have mapped to a button on my development board. It then drops through two states which pulse the boot reset flag. This flag is used to reset the UART to clear any status flags that may be set. The bootloader also asserts a signal to indicate that it is in boot mode. This switches the RAMs address and data lines from the CPU to the bootloader. The bootloader then continuously reads bytes from the UART and loads them into RAM, incrementing the RAM address after each byte, until it reaches the top of the RAM. The disadvantage of this method is that we have to send the full RAM contents, even if it is mostly zeros. This is significantly slower than just sending the RAM contents that the program actually occupies. A possible solution to this might be to run length encode the data but with small RAM sizes (like the one in our system) it only takes a few seconds to load so the effort of speeding it up is probably not worth it. Once the bootloader has determined that it has received all the bytes it puts the CPU in reset and de-asserts the boot mode flag. It then de-asserts the CPU reset line and execution begins. It is important to have the CPU in reset before de-asserting the boot mode flag as once the flag is de-asserted the CPU has control over the RAM. Since the contents of RAM were unknown and changing during boot the CPU could be executing anywhere. We don't want to give control of the RAM back to the CPU until we reset it.

3.5 Assembler

To construct a program that can run on our CPU we simply need to lookup the binary encoding of the instruction that we want to use. While it is certainly possible to assemble a program by hand it is much less tedious to have an assembler do it for you. I have created a simple assembler (./tools/asm.py) which supports some of the typical features one would expect from an assembler.

The assembler reads the input .asm file line by line and first strips the line of comments and forces it to upper case. It then figures out if the line is a directive (like .define), an instruction, or a label. If it is an instruction it forms the 4 byte instruction word (using the OP code that it automatically parses out of the Verilog constants.v file) and adds those bytes to an array. If it comes across a label it records the name of the label and what byte location it is at. When it comes across a jump it records what the destination label is and then fills in zeros for the address since it might not know what the address of the label is yet (if it wants to jump forward in the program we do not yet know the address of that label). After all instruction bytes have been added to the array it goes back through all the jumps, looks up the position of the label it wants to jump to, and fills out the address of the jump instruction. It then writes all the bytes out to two files: one file which is a raw binary file that we will load into the FPGA (called a ROM), and another which is an ASCII file formatted in a way that can be read in by the Verilog simulator.

Other features such as aliases, the equivalent to #define in C, are supported through the .define directive and comments are fully supported as well. The assembler also parses the constants.v file to figure out the memory location of all the memory mapped peripherals and automatically adds an alias for them. This is nice since when you add a new peripheral you only have to update the Verilog file and the assembler automatically will account for it. The whole assembler is only about 150 lines of code, most of which is just putting the operands in the correct byte order for each instruction.

An example program which increments the value shown on the LEDs every time the timer goes off is shown below.

```
.define LEDR GPO_0
                         ; red leds are on GPO 0
1
2
   .define LEDG GPO_1
                           green leds are on GPO 1
   Idl r0.0
                           initialize register 0 to 0
5
6
   main:
                           output register 0 to green leds
7
        st r0, LEDG
        st r0, LEDR
                           output register 0 to red leds
8
9
        inc r0
                           increment register 0
10
11
        stl 0, TMR_RST
                         ; reset the timer by writing to the TMR_RST address
12
13
        Id r1, TMR_TRIG
                         ; get the status of the timer trigger
14
                         ; if its still zero keep delaying
        brz r1. delav
15
16
                         ; go back and do it all again
17
       imp main
```

Listing 1: Count up on the LEDs

4 Results

The results of this project are best conveyed through video. The following videos show the CPU running four different test programs on the DE-1 development board.

Test Program	Description	Video Link
<pre>shift.asm count.asm seg_count.asm blink_1hz.asm</pre>	Shifts a single LED down both sets of LEDS Counts up in binary on the LEDs Counts up in base 10 on the 7-segment displays Blinks the green LEDs at 1hz	http://youtu.be/aNCSzHn3NVQ http://youtu.be/9p6P2v8b_BA http://youtu.be/zjMZnJXbdMo http://youtu.be/qbEIPB1EjM4

We can see from the videos above that the CPU and supporting components all seem to be working as expected. While these small test programs are no where near that complexity of what a typical application might be like it at least proves that the system is working at a fundamental level and that all of our development tools are working correctly. With just 2 lines of Verilog and 4 lines of Python we can add additional instructions to the CPU and start exploring more complex topics and designs in the future. Given the ease in which we can modify and extend this project I believe we have achieved the original goal of building a complete example system from the CPU all the way to the compiler.

5 Discussion

I believe the efficacy of my implementation is strong given the overall success of the project. The original goal was to produce a small and simple example CPU and compiler that can be used primarily as a learning platform. While its effectiveness in conveying knowledge is yet to be determined the project is completely functional from a technical aspect. I believe I was able to keep it relatively simple while still achieving interesting features such as the 32-bit timer and serial bootloader.

There are a few things I felt I have learned from this project. From a technical perspective I formed an appreciation for how much work goes into the details of CPU and system architecture design. Things that appear to be simple, like figuring out the instruction set architecture, can actually be fairly difficult when you sit down and try to figure out the best way to do it. Fortunately with my project I was able to take a simpler approach for some of these problems as the whole goal of this project was simplicity. On a *slightly* less technical level I feel that I improved my overall ability to gage the complexity of projects of this nature and improved my approach to solving them.

There are literally an infinite number of things that could be improved or added to this project. Anything from new CPU instructions, to peripherals, to compiler directives. A few features that I feel would be interesting to add are peripherals for I2C and SPI (common communication protocols), a small VGA peripheral that exposes one side of a dual port ram to the CPU, an example program that can read and write to an SD card (which uses SPI), addition math instructions such as divide and multiply, compiler directives to include arbitrary data in the ROM such as text and images, a directive to specify where certain blocks of instructions are loaded into RAM, basic interrupt support... the possibilities for expansion are endless.

All project files can be viewed here:

https://github.com/bear24rw/EECE9060.git

Or as a .zip download:

https://github.com/bear24rw/EECE9060/archive/master.zip

References

- [1] http://colinmackenzie.net/index.php?option=com_content&view=article&id=11: your-first-cpu&catid=8:rotator&Itemid=7
- [2] http://aquamentus.com/flex_bison.html
- [3] http://en.wikipedia.org/wiki/Instruction_cycle
- [4] http://en.wikipedia.org/wiki/Von_Neumann_architecture
- [5] http://en.wikipedia.org/wiki/Self-modifying_code
- [6] http://en.wikipedia.org/wiki/Harvard_architecture
- [7] http://en.wikipedia.org/wiki/Memory-mapped_I/O
- [8] http://quartushelp.altera.com/13.0/mergedProjects/reference/glossary/def_mif.htm

Example Programs

Listing 2: count.asm

```
.define LEDR GPO_0
.define LEDG GPO_1
             clear all leds
         stl 0,LEDR
stl 0,LEDG
        ldl r0,1
ldl r1,0
ldl r4,1
                                 ; green led register
; red led register
; shift amount
10
11
         green_left:
                 stl 0,TMR_RST
                                                      ; reset the timer; wait for timer to trigger
        delay_0:
ld r5,TMR_TRIG
brz r5,delay_0
15
16
17
18
                st r0, LEDG ; output R0 to green leds
sfl r0, r0, r4 ; shift R0 to left by R4 (R4=1)
brnz r0, green_left ; keep shifting until we roll of left side
19
\frac{20}{21}
22
       ; green rolled off left side ldl r1,1 ; se: st r0, LEDG ; ou st r1, LEDR ; ou
23
                                                           ; set R1 to turn on right most led; output R0 to green leds; output R1 to red leds
24
25
26
27
28
29
        red_left:
        stl 0,TMR_RST
delay_1:
ld r5,TMR_TRIG
brz r5,delay_1
                                                           ; reset the timer; wait for timer to trigger
32
33
34
                st r1,LEDR
sfl r1,r1,r4
brnz r1,red_left
                                                           ; output R1 to red leds ; shift R1 to left by R4 (R4=1) ; if leds are zero we went off left side
37
        ; red rolled off left side ldl r0,1 ; set R0 to turn on right most led st r1, LEDR ; output R1 to red leds st r0, LEDG ; output R0 to green leds
41
        jmp green_left
```

Listing 3: shift.asm

```
.define LEDR GPO_0
.define LEDG GPO_1
         ; 1Hz blink = 0.5s delays; 50Mhz clock = 20ns; 0.5s / 20ns = 2.5E7 = 01 7D 78 40 st1 0x01, TMR.3
         st1 0x7D, TMR_2
st1 0x78, TMR_1
st1 0x40, TMR_0
11
12
        1d1 r0.0xFF
                                                   : led value will be stored in RO
        loop:
15
                 \begin{array}{cccc} \operatorname{inv} & \operatorname{r0} & \operatorname{r0} \\ \operatorname{st} & \operatorname{r0} & \operatorname{LEDG} \end{array}
                                                     ; flip state of R0 (R0 = ^R0); update the leds
16
                                                     ; reset the timer; wait for timer to trigger
                  stl 0.TMR_RST
19
        delay:
ld r1,TMR_TRIG
^{22}
23
                 jmp loop
```

Listing 4: blink_1hz.asm

```
define HEX_0 GPO_2
.define HEX_1 GPO_3
.define HEX_2 GPO_4
.define HEX_3 GPO_5
           ldl r0, 0
ldl r1, 0
ldl r2, 0
ldl r3, 0
                                            ; 1s place
; 10s place
; 100s place
; 1000s place
10
11
12
13
14
15
16
17
18
19
20
21
22
23
            ldl r4, 10
           loop:
                       inc r0
eq1 r5,r0,r4
brz r5,display
ld1 r0,0
                                                                                            ; increment the 1s place; check if it is now ==10; if nots 10 display current number; it was 10 so reset it to 0
                       inc r1
eql r5,r1,r4
brz r5,display
ldl r1,0
                                                                                            ; increment the 10s place
; check if it is now == 10
; if not 10 display current number
; it was 10 so reset it to 0
24
                       inc r2
eq1 r5,r2,r4
brz r5,display
ld1 r2,0
                                                                                             ; increment the 100s place
; check if it is now == 10
; if not 10 display current number
; it was 10 so reset it to 0
25
26
27
28
29
30
31
                       inc r3
eq1 r5,r3,r4
brz r5,display
ld1 r3,0
                                                                                             ; increment the 1000s place; check if it is now == 10; if not 10 display current number; it was 10 so reset it to 0
32
33
34
35
           display:

st r0 ,HEX_0

st r1 ,HEX_1

st r2 ,HEX_2

st r3 ,HEX_3
                                                                                            ; update the HEX displays
36
37
38
39
40
41
42
43
44
45
46
                                                                                            ; reset the timer
; wait for timer to trigger
                        \mathtt{stl} = 0, TMR_RST
           delay_loop:
ld r10,TMR_TRIG
brz r10,delay_loop
                       jmp loop
```

Listing 5: seg_count.asm

Python Code

```
#!/usr/bin/env python
         import sys
import constants
import re
          def bits(number):
    return bin(number)[2:].zfill(8)
         def h_byte(x):
    return x >> 8
 10
 11
         def l_byte (x):
return x & 0x00FF
 13
 14
 15
16
17
          if _{-name_{--}} == "_{-main_{--}}":
                  asm_filename = sys.argv[1]
rom_filename = sys.argv[1].replace("asm", "rom")
txt_filename = sys.argv[1].replace("asm", "txt")
 20
 21
                  asm_file = open(asm_filename)
rom_file = open(rom_filename, 'wb')
txt_file = open(txt_filename, 'w')
 \frac{22}{23}
 24
 25
26
                  bytes = []
                  defines = {}
labels = {}
jumps = []
 29
 30
 32
                  # Pad up until the reset vector
 33
                  36
 37
38
39
                  #
# Fill out instruction bytes
 40
                  for line in asm_file:
                          line = line.upper().strip()
 44
                          if ';' in line:
    line = line[:line.find(';')].strip()
 \frac{45}{46}
\frac{47}{47}
 48
49
50
51
                          if len(line) == 0: continue
                          if line.startswith(".DEFINE"):
    -, original, new = line.split()
    defines[original] = new
    continue
 52
53
54
55
                          for word in defines:
    line = line.replace(word, defines[word])
 56
57
58
59
                          if ":" in line:
   name = line.replace(':','')
   if name in labels:
      print "Duplicate label: " + name
      sys.exit(1)
   labels[name] = len(bytes)
 63
                          if line == 'HALT':
                                  inne == 'HALIT':
bytes.append(constants.op_codes[line])
bytes.append(0)
bytes.append(0)
bytes.append(0)
continue
 67
 \begin{array}{c} 68 \\ 69 \\ 70 \\ 71 \\ 72 \\ 73 \\ 74 \\ 75 \\ 76 \\ 77 \\ 78 \\ 79 \\ 80 \\ 81 \\ \end{array}
                          op, args = line.split(' ', 1)
                          \verb|bytes.append| (\verb|constants.op_codes| [\verb|op|]|)
                          if op in ('JMP'):
    jumps.append({ 'addr': len(bytes), 'label': args})
    bytes.append(0)
    bytes.append(0)
    bytes.append(0)
 82
83
84
85
                                   continue
                          args = [x.strip() for x in args.split(",")]
                          # remove the R off the register names (R5 \rightarrow 5) args = [re.sub(r'R(\d+)', r'\1', x) for x in args]
                          for i, arg in enumerate(args):
    if arg in constants.address_names:
        args[i] = constants.address_names[arg]
 89
90
91
92
93
                          if op in ('BRZ', 'BRNZ'):
    jumps.append({'addr': len(bytes)+1, 'label': args[1]})
    bytes.append(int(args[0]))
    bytes.append(0)
    bytes.append(0)
99
100
                          # convert strings of decimal, hex, or binary to ints
for i, arg in enumerate(args):
   if not isinstance(arg, int):
        args[i] = eval(arg)
101
102
103
104
```

```
if op in ('LD', 'ST', 'STL'):
    d, addr = args
    bytes.append(d)
    bytes.append(h-byte(addr))
    bytes.append(1-byte(addr))
106
107
108
109
110
\frac{111}{112}
                             if op in ('LDL'):
    d, value = args
    bytes.append(d)
    bytes.append(value)
    bytes.append(o)
    continue
113
114
115
116
                             if op in ('MOV', 'INV'):
    d, a = args
    bytes.append(d)
    bytes.append(a)
    bytes.append(0)
    continue
119
120
121
122
123
124
                             if op in ('INC', 'DEC'):
    bytes.append(args[0])
    bytes.append(0)
126
127
128
130
                                      continue
131
                             d, a, b = args
bytes.append(d)
bytes.append(a)
bytes.append(b)
133
134
135
137
                    \#
\# Pad the rest of the rom with 0s
138
139
140
                             - in range(constants.ram_size - len(bytes)):
bytes.append(0)
141
142
143
144
145
                    \# Go through all the jump instructions and fill out the address
                    #
for jump in jumps:
    bytes[jump['addr']+0] = h_byte(labels[jump['label']])
    bytes[jump['addr']+1] = l_byte(labels[jump['label']])
146
147
148
149
150
151 \\ 152
                    \# Write all bytes out
                    #
for byte in bytes:
    txt_file.write(bits(byte)+'\n')
    rom_file.write(chr(byte))
153
154
```

Listing 6: asm.py

```
#!/usr/bin/env python
     import os
     import sys
import serial
import time
     s = serial.Serial('/dev/ttyS0', 115200)
     rom_file = sys.argv[1]
rom_size = os.path.getsize(rom_file)
^{11}_{12}
     print "Rom size: %d" % rom_size
13
     rom = open(sys.argv[1], 'rb')
16
     bytes_sent = 0
percent_sent = 0.0
17
18
19
     print "Waiting for FPGA to request bytes..."
20
21
22
23
     for sent_byte in rom.read():
          s.write(sent_byte)
24
25
          recv_byte = s.read()
27
28
          bytes_sent += 1
percent_sent = float(bytes_sent)/float(rom_size)*100.0
29
30
31
          # we should receive back the last byte we sent as an ACK
if (recv_byte != sent_byte):
    print "RECIEVED BYTE DOES NOT MATCH!"
    print "Recv: %2X | Sent: %2X" % (ord(recv_byte), ord(sent_byte))
                sys.exit()
35
```

Listing 7: send_rom.py

Verilog Code

```
module top(
input CLOCK_50,
egin{array}{c} 3 \\ 4 \\ 5 \\ 6 \\ 7 \\ 8 \\ 9 \\ 10 \\ 11 \\ 12 \\ 13 \\ 14 \\ 15 \\ 16 \\ 17 \\ 18 \\ 19 \\ 20 \\ 21 \\ \end{array}
                             input [9:0] SW, input [3:0] KEY,
                             output [9:0] LEDR,
output [7:0] LEDG,
                             output [6:0] HEX0,
output [6:0] HEX1,
output [6:0] HEX2,
output [6:0] HEX3,
                             input UART_RXD, output UART_TXD
               );
                             wire [15:0] ram_addr;
wire [7:0] ram_di;
wire [7:0] ram_do;
wire ram_we;
[7:0] hex_0;
[7:0] hex_1;
[7:0] hex_2;
[7:0] hex_3;
                              wire
wire
wire
                                            soc(
.clk(CLOCK_50),
.boot_trigger(~KEY[0]),
.booting(LEDR[9]),
                                            . ram_addr(ram_addr),
. ram_di(ram_di),
. ram_do(ram_do),
. ram_we(ram_we),
                                           .gpi-0 (SW[7:0]),
.gpi-1 ({4'b0, KEY}),
.gpi-2 (),
.gpi-3 (),
.gpi-4 (),
.gpi-5 (),
.gpi-6 (),
.gpi-7 (),
                                              .gpo_0 (LEDR[7:0]),
.gpo_1 (LEDG[7:0]),
.gpo_2 (hex_0),
.gpo_2 (hex_1),
.gpo_4 (hex_1),
.gpo_4 (hex_2),
.gpo_5 (hex_3),
.gpo_6 (),
                                             .uart_rxd(UART_RXD),
.uart_txd(UART_TXD)
                             );
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
                             ram ram(
    .clk(CLOCK_50),
    .addr(ram_addr['RAM_ADDR_BITS-1:0]),
    .we(ram_we),
    .do(ram_do),
    .di(ram_di)
                              );
                             seven_seg s0(hex_0, HEX0);
seven_seg s1(hex_1, HEX1);
seven_seg s2(hex_2, HEX2);
seven_seg s3(hex_3, HEX3);
              endmodule
```

Listing 8: top.v

```
module soc(
                               input clk,
                               input
                                                        boot_trigger ,
                               output booting,
                               output [15:0] ram_addr,
                                                        [7:0] ram_d1,
[7:0] ram_de,
ram_we,
                               output
                               input
output
   10
11
12
                                                                         gpi_0,
gpi_1,
gpi_2,
gpi_3,
gpi_4,
gpi_5,
gpi_6,
                                                     \begin{bmatrix} 7:0 \\ 7:0 \\ 7:0 \end{bmatrix}   \begin{bmatrix} 7:0 \end{bmatrix} 
                               input
                               input
input
input
   13
   16
                               input
   17
18
19
20
                               input
input
                               input
                                                                          gpi_7
                              output [7:0]
   21
22
23
                                                                             gpo_0,
gpo_1,
                                                                             gpo_2
  24
                                                                             gpo_3
   25
                                                                            gpo_4
gpo_5
   26
27
28
   29
   30
31
                               input uart_rxd, output uart_txd
                 );
   32
   33
34
35
   36
   37
38
39
                                                cpu_clk = ^clk;
[15:0] cpu_addr;
[7:0] cpu_di;
[7:0] cpu_do;
                               wire
wire
wire
   40
41
42
43
44
45
46
                               wire
                                                                          cpu_we
                               wire
                                                                         cpu\_rst;
                              cpu cpu(
    .clk(cpu_clk),
    .rst(cpu_rst),
    .addr(cpu_addr),
    .di(cpu_di),
    .do(cpu_do),
   47
48
49
50
51
52
53
54
55
56
57
58
                                                 we(cpu_we)
                               );
                                                                                                      RAM INTERFACE
                               assign ram_addr = booting ? boot_addr : cpu_addr;
assign ram_di = booting ? boot_data : cpu_do;
assign ram_we = booting ? 1 : cpu_we;
   59
60
61
   62
   63
64
65
                                                                                                      MEMORY MAPPER
                               66
   67
68
69
                                                .ram_do(ram_do
.gpi_0(gpi_0),
.gpi_1(gpi_1),
.gpi_2(gpi_2),
.gpi_3(gpi_3),
.gpi_4(gpi_4),
.gpi_5(gpi_5),
.gpi_6(gpi_6),
.gpi_7(gpi_7),
.timer_do(time
   70
71
72
73
74
75
76
77
78
80
81
82
83
84
85
86
87
88
                                                 timer_do(timer_do)
                                                                                                                     TIMERS
                               wire [7:0] timer_do;
                               timer timer (
                                              clk(clk),
rst(cpu_rst),
addr(cpu_addr),
we(cpu_we),
do(timer_do),
   89
90
91
   92
   93
94
95
                                                 di (cpu-do)
                               );
   96
   97
                                                                                        GENERAL PURPOSE OUTPUTS
   98
99
                              gpo #(.addr('ADDR.GPO.0)) gpo0(clk, cpu_addr, cpu_do, cpu_we, gpo-0); gpo #(.addr('ADDR.GPO.1)) gpo1(clk, cpu_addr, cpu_do, cpu_we, gpo-1); gpo #(.addr('ADDR.GPO.2)) gpo2(clk, cpu_addr, cpu_do, cpu_we, gpo.2); gpo #(.addr('ADDR.GPO.3)) gpo3(clk, cpu_addr, cpu_do, cpu_we, gpo.3); gpo #(.addr('ADDR.GPO.4)) gpo4(clk, cpu_addr, cpu_do, cpu_we, gpo.3); gpo #(.addr('ADDR.GPO.4)) gpo4(clk, cpu_addr, cpu_do, cpu_we, gpo.4); gpo #(.addr('ADDR.GPO.5)) gpo5(clk, cpu_addr, cpu_do, cpu_we, gpo-5); gpo #(.addr('ADDR.GPO.6)) gpo6(clk, cpu_addr, cpu_do, cpu_we, gpo-6); gpo #(.addr('ADDR.GPO.7)) gpo7(clk, cpu_addr, cpu_do, cpu_we, gpo-7);
100
101
102
103
104
105
106
107
```

```
109
110
                                                                                                                         UART
                                                                        uart_rst = booting ? boot_rst : cpu-
uart_transmit = booting ? boot_transmit : 'b0;
uart_tx_data = booting ? boot_tx_data : 'b0;
uart_rx_data;
uart_rx_done;
uart_tx_done;
111
                                 wire
                                                                                                                                                                                                                                    cpu\_rst;
113
                                 wire
wire
wire
wire
114
115
116
117
118
                                 wire
119
                               uart uart(
    .sys_clk(clk),
    .sys_rst(uart_rst),
    .uart_rx(uart_rxd),
    .uart_tx(uart_txd),
    .divisor(50000000/115200/16),
    .rx_data(uart_rx_data),
    .rx_done(uart_rx_data),
    .rx_done(uart_rx_done),
    .tx_done(uart_rx_done),

122
123
\frac{123}{124}
\frac{125}{125}
126
\frac{127}{128}
129
130
                                                .tx_wr(uart_transmit)
131
132
                                 );
133
                                                                                                          BOOTLOADER
134
135
136
137
                                 wire boot_rst;
                                 wire [15:0] boot_addr;
wire [7:0] boot_data;
wire [7:0] boot_tx_data;
wire boot_transmit;
138
140
141
                               bootloader bootloader(
    .clk(clk),
    .rx_data(uart_rx_data),
    .tx_data(boot_tx_data),
    .rx_done(uart_rx_done),
    .tx_done(uart_tx_done),
    .transmit (boot_transmit),
    .ram_addr(boot_addr),
    .ram_data(boot_data),
    .trigger(boot_trigger),
    booting(booting),
    .cpu_rst(cpu_rst),
    .boot_rst(boot_rst));
144
145
146
147
148
149
150
151
152
153
                                 );
156
```

Listing 9: soc.v

```
//\ http://www.\ altera.com/support/examples/verilog/ver-single-port-ram.\ html
         module ram(
input clk,
input we,
input [ADDR_BITS-1:0] addr,
input [7:0] di,
output [7:0] do
         );
10
11
12
                   parameter WIDTH = 8;
parameter ADDR_BITS = 'RAM_ADDR_BITS;
13
14
15
16
                   reg [WIDTH-1:0] ram[(2**ADDR_BITS)-1:0];
                   reg [ADDR_BITS-1:0] addr_reg = 0;
17
18
19
                   always @(posedge clk) begin
                             // \hspace{0.1in} if \hspace{0.1in} write \hspace{0.1in} enable \hspace{0.1in} store \hspace{0.1in} new \hspace{0.1in} value \\ if \hspace{0.1in} (we) \hspace{0.1in} ram \hspace{0.1in} [\hspace{0.1in} addr \hspace{0.1in}] \hspace{0.1in} <= \hspace{0.1in} di \hspace{0.1in} ; 
20
21
22
23
                            // save this addr so we can continue to output it \operatorname{addr-reg} <= \operatorname{addr};
24
\frac{25}{26}
27
                   // continuous assignment implies read returns NEW data // this is the natural behavior of the TriMatrix memory // blocks in single port mode assign do = ram[addr_reg];
29
30
31
         endmodule
```

Listing 10: ram.v

```
'include "constants.v'
                       module cpu(input
                                         input | rst , output | [15:0] addr , input | [7:0] di , output reg | [7:0] do ,
                                           output
    10
11
12
                       );
                                            13
                                          parameter FETCH.0 = 0;
parameter FETCH.1 = 1;
parameter FETCH.2 = 2;
parameter FETCH.3 = 3;
parameter DECODE = 4;
    16
    17
18
19
    20
    21
                                          parameter EXECUTE = 5;
parameter STORE = 6;
    23
   24
                                           reg [7:0] state = FETCH_0;
                                       always @(posedge clk, posedge rst) begin
if (rst) begin
state <= STORE;
end else begin
case (state)
FETCH.0: state <= FETCH.1;
FETCH.1: state <= FETCH.2;
FETCH.2: state <= FETCH.3;
FETCH.3: state <= DECODE;
DECODE: state <= EXECUTE;
EXECUTE: state <= STORE;
STORE: state <= FETCH.0;
endcase
    25
    28
    29
    32
   33
34
35
    36
                                                          STOl
endcase
end
   39
   40
41
42
                                          end
   43
44
45
46
                                                                                 Internal registers
                                          reg [15:0] PC = 'RESET_VECTOR;
reg [31:0] IR = 'b0;
reg [7:0] regs[0:255];
reg [7:0] w_reg;
   47
48
49
50
51
52
53
54
55
56
57
58
                                         wire [7:0] op_code = IR[31:24];
wire [7:0] op_d = IR[23:16];
wire [7:0] op_a = IR[15:8];
wire [7:0] op_b = IR[7:0];
wire [15:0] d_addr = IR[15:0];
wire [15:0] jmp_addr = IR[23:8];
wire [15:0] br_addr = IR[15:0];
    59
60
61
                                           62
                                           63
64
65
    66
                                            /// Instruction address state machine
    67
68
    69
                                           always @(posedge clk, posedge rst) begin
    if (rst) begin
        i-addr <= 'RESET_VECTOR;</pre>
   70
71
72
73
74
75
76
77
78
79
80
81
82
83
                                                            | 1.addr <= RESELLVECTOR, | end else begin | case (state) | STORE: i_addr <= PC + 0; | FETCH_0: i_addr <= PC + 1; | FETCH_1: i_addr <= PC + 2; | FETCH_2: i_addr <= PC + 3; | FETCH_2: i_addr 
                                                                                 endcase
                                                           end
                                          end
                                                                                 Execution state machine
    84
85
86
87
88
                                          always @(posedge clk, posedge rst) begin
if (rst) begin
PC <= 'RESET_VECTOR;
IR <= 0;
do <= 0;
    89
90
91
                                                             get_data <= 0;
end else begin
case (state)
    92
    93
94
95
                                                                                                   96
    98
99
100
                                                                                                DECODE: begin
get_data <= 1;
if (op_code != 'OP_HALT) begin
PC <= PC + 4;
101
103
104
105
106
                                                                                                                      end
107
```

```
EXECUTE: begin case (op_code) 'OP_ST:
 109
                                                                                                                                            )
do <= regs[op-d];
do <= op-d;
regs[op-d] <= di;
regs[op-d] <= op-a;
regs[op-d] <= regs[op-a];
110
                                                                                                           OP_STL:
111
                                                                                                           OP_LDL:
113
114
                                                                                                          'OP_MOV:
                                                                                                                                             regs[op.d] <= regs[op.a] + regs[op.b]
regs[op.d] <= regs[op.a] - regs[op.b]
regs[op.d] <= regs[op.a] & regs[op.b]
regs[op.d] <= regs[op.a] & regs[op.b]
regs[op.d] <= regs[op.a] | regs[op.b]
regs[op.d] <= regs[op.a] | regs[op.b]
regs[op.d] <= regs[op.a] <> regs[op.b]
regs[op.d] <= regs[op.a] >> regs[op.b]
regs[op.d] <= regs[op.d] + 1;
regs[op.d] <= regs[op.d] - 1;
regs[op.d] <= regs[op.a] == regs[op.b]
regs[op.d] <= regs[op.a] >> regs[op.b]
regs[op.d] <= regs[op.a] >= regs[op.b]
regs[op.d] <= regs[op.a] > regs[op.b]
regs[op.d] <= regs[op.a] < regs[op.b]
regs[op.d] <= regs[op.a] < regs[op.b]
regs[op.d] <= regs[op.a];
115
                                                                                                           'OP_ADD:
118
                                                                                                            OP_AND:
119
                                                                                                            OP_OR:
                                                                                                            OP_XOR:
OP_SFL:
                                                                                                                                                                                                                                       regs[op_b];
<< regs[op_b];
>> regs[op_b];
+ 1;
- 1;
== regs[op_b];
> regs[op_b];
< regs[op_b];</pre>
122
123
                                                                                                            OP INC
\frac{123}{124}
                                                                                                            OP_EQL:
126
                                                                                                            OP_GTH:
127
                                                                                                            OP LTH .
                                                                                                            OP_INV:
129
130
                                                                                                          'OP_BRZ: if (regs[op_d] == 0) PC <= br_addr; 'OP_BRNZ: if (regs[op_d] != 0) PC <= br_addr;
131
                                                                                                           'OP_JMP: PC <= jmp_addr;
133
134
                                                                                            endcase
                                                                            end
137
                                                                           STORE: begin get_data <= 0;
138
                                                                             end
140
141
                                                             endcase
                                              _{
m end}
                                end
144
145
146
147
148
                                                           Simulation Debug Message
149
                                  150
152
153
                                                                                                                                                                                           [decode] PC: %d IR: %x op_code: HALT"
[decode] PC: %d IR: %x op_code: LD (r)
[decode] PC: %d IR: %x op_code: ST (%)
[decode] PC: %d IR: %x op_code: STL (%)
                                                                                                                                                                                                                                          156
                                                                                            OP_LD:
OP_ST:
OP_STL:
157
159
                                                                                                                                                                                                                           PC:
PC:
160
                                                                                             `OP\_LDL:
                                                                                                                                 $ d is p l a y
$ d is p l a y
                                                                                                                                                                                             [decode]
                  \begin{array}{c} \text{`OP-MOV:} & \text{$Sdisplay\,("[cpu])$}\\ \text{`OP-MOV:} & \text{$Sdisplay\,("[cpu])$}\\ \text{`OP-ADD:} & \text{$Sdisplay\,("[cpu])$}\\ \text{`OP-ADD:} & \text{$Sdisplay\,("[cpu])$}\\ \text{`OP-SUB:} & \text{$Sdisplay\,("[cpu])$}\\ \text{`OP-SUB:} & \text{$Sdisplay\,("[cpu])$}\\ \text{`OP-NOR:} & \text{$Sdisplay\,("[cpu])$}\\ \text{`OP-NOR:} & \text{$Sdisplay\,("[cpu])$}\\ \text{`OP-SFL:} & \text{$Sdisplay\,("[cpu])$}\\ \text{`OP-SFL:} & \text{$Sdisplay\,("[cpu])$}\\ \text{`OP-SFR:} & \text{$Sdisplay\,("[cpu])$}\\ \text{`OP-INC:} & \text{$Sdisplay\,("[cpu])$}\\ \text{`OP-DEC:} & \text{$Sdisplay\,("[cpu])$}\\ \text{`OP-DEC:} & \text{$Sdisplay\,("[cpu])$}\\ \text{`OP-EQL:} & \text{$Sdisplay\,("[cpu])$}\\ \text{`OP-EQL:} & \text{$Sdisplay\,("[cpu])$}\\ \text{`OP-BRIS:} & \text{$Sdisplay\,("[cpu])$}\\ \text{`OP-BRNZ:} & \text{$Sdisplay\,("[cpu])$}\\ \text{`OP-JMP:} & \text{$Sdisplay\,("[cpu])$}\\ \text{$default:} & \text{$Sdisplay\,("[cpu])$}\\ \text{$endcase} \end{array}
                                                                                             'OP_MOV:
                                                                                                                                                                                           [decode]
[decode]
[decode]
[decode]
[decode]

      %d IR:
      %x op_code:

      %d IR:
      %x op_code:

      %d IR:
      %x op_code:

      %d IR:
      %x op_code:

                                                                                                                                                                                                                                                                                                                 SUB"
                                                                                                                                                                                                                                                                                                                                              PC, IR);
PC, IR);
PC, IR);
PC, IR);
163
                                                                                                                                                                                                                             PC:
PC:
PC:
                                                                                                                                                                                                                                                                                                                AND"

OR"

XOR"

SFL"

SFR"

INC",

DEC",

EQL",

GTH",

LTH",

BRZ",
166
                                                                                                                                                                                                                                                                   %x op_code
%x op_code
%x op_code
                                                                                                                                                                                                                             PC:
PC:
PC:
PC:
PC:
167
                                                                                                                                                                                                                                            %d IR:
168
169
170
                                                                                                                                                                                                                                            %d IR:
%d IR:
%d IR:
%d IR:
                                                                                                                                                                                                                                                                   %x op_code:
%x op_code:
%x op_code:
%x op_code:
                                                                                                                                                                                               decode
                                                                                                                                                                                                                                           %d IR:
%d IR:
%d IR:
171 \\ 172
                                                                                                                                                                                               decode
decode
 173
                                                                                                                                                                                                decode
                                                                                                                                                                                                                             PC:
PC:
PC:
                                                                                                                                                                                                                            PC: %d IR: %x op_code: BRZ", PC, IR);
PC: %d IR: %x op_code: BRNZ", PC, IR);
PC: %d IR: %x op_code: JMP" , PC, IR);
ERROR: Invalid op_code: %b (%d) IR: %b", op_code, op_code, IR);
174
                                                                                                                                                                                               decode
175
176
177
                                                                                                                                                                                           [decode]
[decode]
[decode]
                               end\\end
178
                                                                             endcase
                                \begin{array}{lll} always & @(posedge & clk) & begin \\ & if & (state == EXECUTE) & begin \\ & & case & (op\_code) & \\ & & `OP\_LD: & \$display ("[cpu] & [exec] & regs[\%x] = \%x", & op\_d, & di); \\ & & `OP\_JMP: & \$display ("[cpu] & [exec] & jumping & to: \%x", & jmp\_addr); \\ \end{array} 
182
183
184
185
186
                                               end
189
                                 end
190
                                always @(posedge clk) begin

if (rst == 0) begin

case (state)

FETCH_0: $display("[cpu] [F0] PC: %d i_addr: %d di: %x", PC, i_addr, di);

FETCH_1: $display("[cpu] [F1] PC: %d i_addr: %d di: %x", PC, i_addr, di);

FETCH_2: $display("[cpu] [F2] PC: %d i_addr: %d di: %x", PC, i_addr, di);

FETCH_3: $display("[cpu] [F3] PC: %d i_addr: %d di: %x", PC, i_addr, di);
192
193
194
196
197
198
200
201
                                 end
                 endmodule
```

Listing 11: cpu.v

```
'include "constants.v'
              module bootloader (
input clk,
                                                                              rx_data ,
tx_data ,
rx_done ,
                         input [7:0]
output reg [7:0]
                          input
                         input
output reg
                                                                               tx_done
  10
11
12
                         \begin{array}{lll} \text{output reg} & \texttt{[15:0]} & \texttt{ram\_addr}\,,\\ \text{output reg} & \texttt{[7:0]} & \texttt{ram\_data}\,, \end{array}
  13
                          input
                          output reg
output reg
output reg
  16
                                                                               booting,
  17
18
19
              );
  20
                          initial booting = 1;
initial cpu_rst = 0;
initial boot_rst = 0;
  21
  22
23
 24
  25
                                                                        ROM LOADING STATE MACHINE
 28
                                                                                                                                  // pull boot reset flag high
// pull boot reset flag low
// wait for data byte
// send that back back to ACK
// write data to RAM
// pull cpu reset high
// pull cpu reset low
// idle
                          localparam S_BOOT_RST_H
localparam S_BOOT_RST_L
localparam S_RECV
  29
  30
31
                        localparam S.RECV
localparam S.SEND
localparam S.WRITE
localparam S.CPU.RST.H
localparam S.CPU.RST.L
                                                                                                           = 3;
= 4;
= 5;
= 6;
  32
 33
34
35
  36
                          \mathbf{reg} \quad [\, 3:0 \, ] \quad \mathtt{state} \ = \ \mathtt{S\_DONE} \, ;
                        always @(posedge clk) begin
if (trigger) begin
boot_rst <= 0;
booting <= 1;
cpu_rst <= 0;
ram_addr <= 0;
state <= S_BOOT_RST_H;
transmit <= 0;
tx_data <= 0;
end else begin
case (state)
 39
 40
41
42
 43
44
45
46
 47
48
49
50
51
52
53
54
55
56
57
58
                                                            S\_BOOT\_RST\_H: \ \mathbf{begin}
                                                                         boot_rst <= 1;
state <= S_BOOT_RST_L;</pre>
                                                            S_BOOT_RST_L: begin
                                                                        boot_rst <= 0;
state <= S_RECV;
  59
60
61
                                                          S_RECV: begin

if (rx_done) begin

tx_data <= rx_data;

ram_data <= rx_data;

transmit <= 1;

state <= S_SEND;

end
  62
  63
64
65
  66
  67
68
69
                                                            end
 70
71
72
73
74
75
76
77
78
79
80
81
                                                            S_SEND: begin
    transmit <= 0;
    if (tx_done) begin
        state <= S_WRITE;</pre>
                                                                         end
                                                             end
                                                            S_WRITE: begin
  if (ram_addr == (2**'RAM_ADDR_BITS)-1) begin
     state <= S_CPU_RST_H;
end else begin
     ram_addr <= ram_addr + 1;
     state <= S_RECV;
end</pre>
                                                                        end
  85
86
87
88
                                                             end
                                                            S_CPU_RST_H: begin
    cpu_rst <= 1;
    booting <= 0;
    state <= S_CPU_RST_L;</pre>
 89
90
91
 92
                                                            S_CPU_RST_L: begin cpu_rst <= 0;
 93
94
95
                                   endcase
end
 96
  97
  98
99
                         end
100
              endmodule
```

Listing 12: bootloader.v

```
include "constants.v"

module mem_mapper(
    input [15:0] addr,
    output [7:0] cpu_di,

input [7:0] gpi_0,

input [7:0] gpi_1,

input [7:0] gpi_1,

input [7:0] gpi_2,

input [7:0] gpi_3,

input [7:0] gpi_4,

input [7:0] gpi_6,

input [7:0] gpi_6,

input [7:0] gpi_7,

input [7:0] gpi_7,

input [7:0] timer_do,

input [7:0] ram_do

);

assign cpu_di = (addr = 'ADDR_GPI_0) ? gpi_0 :

(addr = 'ADDR_GPI_1) ? gpi_1:

(addr = 'ADDR_GPI_2) ? gpi_2 :

(addr = 'ADDR_GPI_3) ? gpi_3 :

(addr = 'ADDR_GPI_3) ? gpi_3 :

(addr = 'ADDR_GPI_4) ? gpi_3 :

(addr = 'ADDR_GPI_5) ? gpi_5 :

(addr = 'ADDR_GPI_5) ? gpi_5 :

(addr = 'ADDR_GPI_6) ? gpi_7 :

(addr = 'ADDR_GPI_7) ? gpi_7 :

(addr = 'ADDR_TMR_TRIG) ? timer_do :

ram_do;

endmodule
```

Listing 13: mem_mapper.v

```
module gpo(
    input clk,
    input [15:0] cpu_addr,
    input [7:0] cpu_do,
    input cpu_we,
    output reg [7:0] do

7  );

8  initial do = 0;

10  parameter addr = 0;

11  parameter addr = 0;

12  always @(posedge clk) begin
    if (cpu_we && (cpu_addr == addr)) begin

15     do <= cpu_do;

16     end

17     end

18     endmodule</pre>
```

 $\textbf{Listing 14:} \ \mathtt{gpo.v}$

```
'include "constants.v
                module timer(
input clk,
input rst,
                              input [15:0] addr,
input we,
input [7:0] di,
output [7:0] do
10
11
12
13
                                                                                                          TRIGGER LEVEL
16
17
18
19
20
                               // default the timer to trigger every 100ms // 50\,\rm Mhz clock = 20 ns // 100ms / 20 ns = 5*10^\circ 6 = 00 4C 4B 40
                              'ifndef SIMULATION
localparam DEFAULT.3 = 8'h00;
localparam DEFAULT.2 = 8'h4C;
localparam DEFAULT.1 = 8'h4B;
localparam DEFAULT.0 = 8'h40;
21
22
23
24
25
                              'else
localparam DEFAULT.3 = 8'h40;
'else
localparam DEFAULT.3 = 8'h00;
localparam DEFAULT.1 = 8'h00;
localparam DEFAULT.0 = 8'h40;
'endif
26
27
28
29
30
31
32
                              reg [7:0] byte_3 = DEFAULT_3;
reg [7:0] byte_2 = DEFAULT_2;
reg [7:0] byte_1 = DEFAULT_1;
reg [7:0] byte_0 = DEFAULT_0;
33
34
35
36
37
38
39
                               wire [31:0] trigger_value = {byte_3, byte_2, byte_1, byte_0};
                              always @(posedge clk, posedge rst) begin

if (rst) begin

byte-3 <= DEFAULT.3;

byte-2 <= DEFAULT.2;

byte-1 <= DEFAULT.1;

byte-0 <= DEFAULT.0;

end else begin

if (we && (addr == 'ADDR.TMR.3)) begin byte-3 <= di; end

if (we && (addr == 'ADDR.TMR.2)) begin byte-2 <= di; end

if (we && (addr == 'ADDR.TMR.1)) begin byte-1 <= di; end

if (we && (addr == 'ADDR.TMR.1)) begin byte-1 <= di; end

end
40
41
42
43
44
45
46
\begin{array}{c} 47 \\ 48 \\ 49 \\ 50 \\ 51 \\ 52 \\ 53 \\ 54 \\ 55 \\ 56 \\ 57 \\ 58 \\ 60 \\ 61 \\ \end{array}
                                              end
                               end
                                                                                                                          COUNTER
                                \begin{array}{lll} \text{reg} & [\,3\,1\,:\,0\,] & \text{count} = \,0\,; \\ \text{reg} & \text{triggered} \, = \,0\,; \\ \text{assign} & \text{do} \, = \,\{\,7\,'\,\text{b0}\,, \,\, \text{triggered}\,\}\,; \end{array} 
                              always @(posedge clk, posedge rst) begin
if (rst) begin
count <= 0;
triggered <= 0;
end else begin
if (count = trigger_value) begin
triggered <= 1;
count <= 0;
end else if (we && (addr == 'ADDR_TMR_RST)) begin
count <= 0;
triggered <= 0;
end else begin
count <= count + 1;
end
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
                                                            _{
m end}
                             end
end
                endmodule
```

Listing 15: timer.v

```
* This program is free software: you can redistribute it and/or modify * it under the terms of the GNU General Public License as published by * the Free Software Foundation, version 3 of the License.
          * This program is distributed in the hope that it will be useful, * but WITHOUT ANY WARRANTY; without even the implied warranty of * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the * GNU General Public License for more details.
  12
 13
          * You should have received a copy of the GNU General Public License * along with this program. If not, see <a href="http://www.gnu.org/licenses/">http://www.gnu.org/licenses/</a>.
  16
  17
  18
19
        module uart (
                      input sys_clk, input sys_rst,
 20
 21
                       input uart_rx,
 23
 24
                      output reg uart_tx,
 25
                      input [15:0] divisor,
                       output reg [7:0] rx_data, output reg rx_done,
 28
 29
                       input [7:0] tx_data,
input tx_wr,
output reg tx_done
 32
 33
34
35
        );
 36
              enable 16 generator
         reg [15:0] enable16_counter;
 39
 \frac{40}{41}
\frac{42}{42}
        wire enable16;
assign enable16 = (enable16-counter == 16'd0);
 \frac{43}{44}
        always @(posedge sys_clk) begin
   if(sys_rst)
 45
46
                                      enable16_counter <= divisor - 16'b1;
                       else begin
 47
                                     enable16_counter <= enable16_counter - 16'd1;
if(enable16)
enable16_counter <= divisor - 16'b1;
 \frac{48}{49}
 50
 51
52
53
54
                       end
        end
 55
56
57
58
              Synchronize uart_rx
         reg uart_rx1;
         reg uart_rx2;
 59
60
61
        62
 63
64
65
         end
         66
         reg rx_busy;
         reg [3:0] rx_count16;
reg [3:0] rx_bitcount;
reg [7:0] rx_reg;
 69
 70
        always @(posedge sys_clk) begin
    if(sys_rst) begin
        rx_done <= 1'b0;
        rx_busy <= 1'b0;
        rx_cut16 <= 4'd0;
        rx_bitcount <= 4'd0;
    end else begin
    rx_done <= 1'b0.
 73
74
75
76
77
78
79
80
                                     rx_done <= 1'b0;
                                     if(enable16) begin
    if("rx_busy) begin // look for start bit
        if("uart_rx2) begin // start bit found
        rx_busy <= 1'b1;
        rx_count16 <= 4'd7;
        rx_bitcount <= 4'd0;</pre>
 81
 85
86
87
88
 89
90
91
                                                    end else begin
rx_count16 <= rx_count16 + 4'd1;
                                                                   if(rx_count16 == 4'd0) begin // sample
rx_bitcount <= rx_bitcount + 4'd1;
 92
 93
94
95
                                                                                  if(rx_bitcount == 4'd0) begin // verify startbit
                                                                                 96
                                                                                                if (uart_rx2)
 97
100
101
103
                                                                                 end else rx_reg <= {uart_rx2, rx_reg[7:1]};
104
105
106
                                                    end
107
```

```
109
                  end
110
       end
111
112
113
           UART TX Logic
114
      reg tx_busy;
reg [3:0] tx_bitcount;
reg [3:0] tx_count16;
reg [7:0] tx_reg;
115
116
117
118
119
      always @(posedge sys_clk) begin
    if(sys_rst) begin
    tx_done <= 1'b0;
    tx_busy <= 1'b0;
    uart_tx <= 1'b1;
end else begin
\frac{120}{121}
122
123
\frac{123}{124}
\frac{125}{125}
                              126
127
129
130
131
132
       'ifdef SIMULATION
133
                                          display("UART: %c", tx_data);
134
135
136
       `endif
                              137
138
139
140
                                          if(tx_count16 == 4'd0) begin
    tx_bitcount <= tx_bitcount + 4'd1;</pre>
141
                                                     144
145
146
147
148
149
150
151
                                         end
152
153
                              end
154
155
       end
156
157
       endmodule
```

Listing 16: uart.v

```
module seven.seg(
    input [3:0] value,
    output reg [6:0] seg = 0

4 );

6 // translate the bcd lookup value into the correct number, letter, or
    // symbol if the display is not enabled just keep it blank default to

8 // a unused symbol to indicate an error

10 always @(value)
11 case (value)
12 4'ho: seg <= 7'b1000000;
13 4'h1: seg <= 7'b1111001;
14 4'h2: seg <= 7'b0100100;
15 4'h3: seg <= 7'b0100100;
16 4'h4: seg <= 7'b0110010;
17 4'h5: seg <= 7'b0010010;
18 4'h6: seg <= 7'b0010010;
19 4'h7: seg <= 7'b0000010;
19 4'h8: seg <= 7'b0000010;
20 4'h8: seg <= 7'b0000000;
21 4'h9: seg <= 7'b0000001;
22 4'h9: seg <= 7'b0000001;
23 4'h8: seg <= 7'b0000001;
24 4'h6: seg <= 7'b0001000;
25 4'h8: seg <= 7'b0000001;
26 4'h8: seg <= 7'b0000001;
27 4'h9: seg <= 7'b0000010;
28 4'h8: seg <= 7'b0000010;
29 4'h8: seg <= 7'b0000110;
20 4'h8: seg <= 7'b0000010;
21 4'h9: seg <= 7'b0000011;
22 4'h8: seg <= 7'b0000110;
23 4'h8: seg <= 7'b0000110;
24 4'h8: seg <= 7'b0000110;
25 4'h8: seg <= 7'b0000110;
26 4'h8: seg <= 7'b0000110;
27 4'h8: seg <= 7'b000110;
28 default: seg <= 7'b1110110;
29 endcase
30
```

Listing 17: seven_seg.v

Listing 18: constants.v