

Multi-Issue:

在之前讨论情景中, 1个 clock cycle 中最多 1 个 instruction 有问题
考虑如何提高并行效率: ① 是加深流程, 如一个环节折成多个
② 是多几套这样的流水线, 这称为 **multiple issue**
在②做法下, 原来 pipeline 中的 $CPI \geq 1$, 可能变为 $CPI < 1$



可见, 这种做法主要对 Hardware 提出了要求。

那么理想情况下, 指令 scheduling 尽量 1 个 ALU or Branch, 1 个 Load or Store, 这两个组一组, 一起进 Multi-Issue. 可能有 Hazard, 如两组间有 Read before Write, 但一般 forwarding 也可解决
或者: 与 nop 组一组; 又或者调换顺序

可见 scheduling 是重要的! 它可能是 compile time 或 execution time 来
↓ 'schedule' 的 (学名: Packaging) Static Dynamic (by hardware!)*

In most static issue processors: partially handled by Compiler

In dynamic issue designs: be normally dealt with at runtime by Processor.


although compiler often have already tried to help improve by placing instructions in a beneficial order.

而对于 dealing with data/control hazard:

Static: compiler handles some or all data/control hazards.

Dynamic: processors attempt to alleviate some classes of hazards

*: Also called **superscalar**:



* Multi-issue is not Multi-core, nor SIMD; it can be combined with pipelining, SIMD, etc

