Multi-Issue: 在之前讨论情景中,1个clock cycle中最多1个instruction有问题 考虑如何提高并行效率: ①是加深流程,如一个环节析成外 0 ①是多几套这样的流水线,这种力multiple issue 在②做法下,厚来pipeline中的CPIZI,可能致CPI<1 MAW 两套! 比方: 洗豬中一選一供 =>三選三族 可见,这种做法主要对 Hardware 提出了要求。 那么理想情况下,指令scheduling尽量ITALVorBranch,IT Lood or Store 这两个组一组,一起进Multi-Issue. 可能有Hazard, 如两组间有 Read before Write,但一般forwarding也可解决 或者:与nop组-组;又或者调换顺序 可见scheduling 是重要的!它可能是compile time 就 execution time来 Schedule 的 (许多: Packaging) Statie Dynamic (by hardware). In most static issue processors: partially handled by Compiler In dynamic issue designs: be normally dealt with at nuntime by processor although compiler often have already tried to help improve by 0 placing instructions in a beneficial order. hardware technique 0 m x+f dealing with data/control hazard: Static: compiler handles some or all dota/control hazards. Dynamic: processors attempt to alleviate some classes of hazards *: Also called superscalar: Reservation -> Integer ALV (Init) - Station -> Elent (Init) 0 Commit Unit with reorder buffer 6 -> Load/Store Unit: De Mutte-issue is not Mutti-core, nor SIMD; it can be combined with pipelining, SIMD,