




(d) Single Leaf Microarchitecture




(c) Channel Lane Pair[1] (representative)



(a) Tile-level Microarchitecture



(e) FFN Channel Slice



(b) Control Plane for Owner Lane Pair