## Teste 2 | Arquitetura e Organização de Computadores Capítulo 2. A linguagem dos computadores

Р	rof. Dr. João Fabrício Filho			
	RA: 2251604 Nome: Beating Canalian	a Waddia		
	uestões com o símbolo 🏶 podem uma ou mais alternativas corretas. Outr			
D	omente a folha de prova será corrigida, utilize as folhas extras como rasci	Questão 2 [10%] Na linha 1, qual expressão pode ser utilizada no luga		
	Questão 1 & [20%] Assinale a(s) alternativa(s) correta(s).	deA?		
	Arquiteturas RISC possuem um grande número de instruções, com hardware mais complexo.	1  \$50		
	Em arquiteturas CISC podemos operar dados que estão na memória, assim são necessários poucos registradores.	Questão 3 [10%] Na linha 4, qual instrução deve ser utilizada no luga deD?		
	No MIPS, há 32 registradores principais, dentre os quais 10 para valores temporários (\$t0-\$t9). $\checkmark$	a sw add is add szero 1/1		
/8	Em uma arquitetura RISC, qualquer instrução pode referenciar a memória.	Questão 4 [10%] Na linha 7, qual número deve ser utilizado no luga		
	É possível emular todas as instruções de uma arquitetura CISC em uma máquina RISC.			
	No MIPS, qualquer instrução pode alterar diretamente o valor do registrador especial PC.			
	A instrução add realiza operações entre registradores e constantes.			
	A instrução sw armazena o valor de um registrador em um endereço de memória especificado.	srl X sll  lw  sw 1/1		
	Para as próximas questões, considere o trecho de código de alto nível abaixo:	Questão 6 [10%] Na linha 10, qual expressão deve ser utilizada no lugar deK?		
	int soma = 0; soma += A[0]; soma += A[1];	\$\$1  \text{\$\tau}\$\$t0  \text{\$\tau}\$\$\$so  \text{\$\tau}\$\$\$		
	A [1] = soma; soma += A [2];	Para as próximas questões, considere o trecho do código Assembly MIPS a seguir:		
	O assembly correspondente para o respectivo código é apresentado abaixo, com algumas partes faltando, indicadas por alguma letra entre pare de "". Nesse assembly considera-se os pares de (registrador, 4	andi \$t0, \$t0, 0xFFFF or \$t1, \$t0, \$t1 sll \$t2, \$t2, 30 srl \$t2, \$t2, 30		
	variável) como correspondentes: (\$s0, soma), (\$s1, &A), (\$s2, î). Além disso, considere cada valor no vetor A, bem como o tamanho das variáveis soma e î como de 32 bits.	Considere também os valores inciais dos registradores como \$t0=0x1, \$t1=0xa, \$t2=0xFF.  Questão 7 [10%] Ao final da execução, qual o novo valor de \$t0?		
	1 add \$s0, \$zero, _A_ → \$000 = 0 2 lw \$t0, _B_(\$s1) → carrega A[0]	□ 0x0 □ 0xFF □ 0xFFFF × 1/1		
	add \$50, \$50,C_	Questão 8 [10%] Ao final da execução, qual o novo valor de \$t1?		
	sw \$50, _G_(\$51) - \$3/\v2 A[1] = 4 no induceso = 20/\v2 A[2]			
	s add \$s0, _I_, \$t2 $\rightarrow$ soma = soma + A[2] o _J_ \$t3, \$s2, 2 $\rightarrow$ multiplies i *4 o add \$t4, \$t3, _K_ $\rightarrow$ Ty = (i *4) + soma	Questão 9 [10%] Ao final da execução, qual o novo valor de \$t2?		
1	1L_ \$so,M_ (\$t4) → Salva A[i]	Ox1 OxFF Ox0 > 0x3 1/1		
	A-50 [11]			
	3 C = 3 to t t t 22	DOX 7 0000000 00 DX7		
200	A) D = 100, E = 7			
P	E G = 4 ) - oche qui oo logico	10 0 x 9 (50 50 -> 0 x 70 77 = 77 = P		
(	8 I = 200			
	D 5 = 511	(a) OX EE 7777 77/7/		
	9 K= 30 12 L= SW   M=0	17 (0×30) → O(×30) 77 ) (0×3		

## MIPS reference card

			m n 100	
add rd, rs, rt	Add	rd = rs + rt	R 0 / 20 registers	
sub rd, rs, rt	Subtract	rd = rs - rt	R 0 / 22 \$0 \$zero	
addi rt, rs, imm	Add Imm.	$rt = rs + imm_{\pm}$	I 8 \$1 \$at	
addu rd, rs, rt	Add Unsigned	rd = rs + rt	R 0 / 21 \$2-\$3 \$v0-\$v1	
subu rd, rs, rt	Subtract Unsigned	rd = rs - rt	R 0 / 23 \$4-\$7 \$a0-\$a3	
addiurt, rs, imm	Add Imm. Unsigned	$rt = rs + imm \pm$	I 9 \$8-\$15 \$t0-\$t7	
mult rs, rt	Multiply	{hi, lo} = rs * rt	R 0 / 18 \$16-\$23 \$s0-\$s7	
div rs, rt	Divide	lo = rs / rt; hi = rs % rt	R 0 / 1a \$24-\$25 \$t8-\$t9	
multurs, rt	Multiply Unsigned	{hi, lo} = rs * rt	R 0 / 19 \$26-\$27 \$k0-\$k1	
divu rs, rt	Divide Unsigned	lo = rs / rt; hi = rs % rt	R 0 / 1b \$28 \$gp	
mfhi rd	Move From Hi	rd = hi	R 0 / 10 \$29 \$sp	
mflo rd	Move From Lo	rd = lo	R 0 / 12 \$30 \$fp	
	And	rd = rs & rt	D 0 104	1.00
and rd, rs, rt				U
or rd, rs, rt	Or	rd = rs   rt	R 0 / 27 10 —	
nor rd, rs, rt	Nor	rd = (rs   rt)	R 0 / 26 PC —	
xor rd, rs, rt	eXclusive Or	rd = rs ^ rt	I c co \$13 cO_cause	
andi rt, rs, imm	And Imm.	rt = rs & immo		
ori rt, rs, imm	Or Imm.	rt = rs   immo	I d co \$14 co_epc	
xori rt, rs, imm	eXclusive Or Imm.	rt = rs ^ immo	I e	I
sll rd, rt, sh	Shift Left Logical	rd = rt << sh	R 0 / 0 syscall codes	
srl rd, rt, sh	Shift Right Logical	rd = rt >>> sh	R 0 / 2 for MARS/SPIM	
sra rd, rt, sh	Shift Right Arithmetic	rd = rt >> sh	R 0 / 3 1 print integer	
sllv rd, rt, rs	Shift Left Logical Variable	rd = rt << rs	R 0 / 4 2 print float	
srlv rd, rt, rs	Shift Right Logical Variable	rd = rt >>> rs	R 0 / 6 3 print double	
srav rd, rt, rs	Shift Right Arithmetic Variable	rd = rt >> rs	R 0 / 7 4 print string	
slt rd, rs, rt	Set if Less Than	rd = rs < rt ? 1 : 0	R 0 / 2a 5 read integer	
sltu rd, rs, rt	Set if Less Than Unsigned	rd = rs < rt ? 1 : 0	R 0 / 2b 6 read float	
slti rt, rs, imm	Set if Less Than Imm.	$rt = rs < imm \pm ? 1 : 0$	I a 7 read double	
sltiu rt, rs, imm	Set if Less Than Imm. Unsigned	$rt = rs < imm \pm ? 1 : 0$	I b 8 read string	
<b>j</b> addr	Jump	$PC = PC&0xF00000000 \mid (addr_0 << 2)$	J 2 9 sbrk/alloc, mem.	
jal addr	Jump And Link	Sra = PC + 8; PC = PCs0xF00000000   (addro<< 2)	J 3 10 exit	
		PC = rs	R 0 / 8 11 print character	
ir rs	Jump Register	PC - 18	11 brint character	
jr rs ialr rs	Jump Register Jump And Link Register		11 print character	
jalr rs	Jump And Link Register	<pre>\$ra = PC + 8; PC = rs</pre>	R 0 / 9 12 read character	
jalr rs beq rt, rs, imm	Jump And Link Register Branch if Equal	ra = PC + 8; PC = rs if (rs == rt) PC += 4 + (imm $\pm$ << 2)	R 0 / 9 12 read character I 4 13 open file	
jalr rs beq rt, rs, imm bne rt, rs, imm	Jump And Link Register Branch if Equal Branch if Not Equal	<pre>\$ra = PC + 8; PC = rs if (rs == rt) PC += 4 + (imm±&lt;&lt; 2) if (rs != rt) PC += 4 + (imm±&lt;&lt; 2)</pre>	R 0 / 9 12 read character I 4 13 open file I 5 14 read file	
jalr rs beq rt, rs, imm bne rt, rs, imm syscall	Jump And Link Register Branch if Equal Branch if Not Equal System Call	<pre>\$ra = PC + 8; PC = rs if (rs == rt) PC += 4 + (imm±&lt;&lt; 2) if (rs != rt) PC += 4 + (imm±&lt;&lt; 2) c0_cause = 8 &lt;&lt; 2; c0_epc = PC; PC = 0x80000080</pre>	R 0 / 9 12 read character I 4 13 open file I 5 14 read file R 0 / c 15 write to file	
jalr rs beq rt, rs, imm bne rt, rs, imm syscall lui rt, imm	Jump And Link Register Branch if Equal Branch if Not Equal System Call Load Upper Imm.	<pre>Sra = PC + 8; PC = rs if (rs == rt) PC += 4 + (imm±&lt;&lt; 2) if (rs != rt) PC += 4 + (imm±&lt;&lt; 2) c0_cause = 8 &lt;&lt; 2; c0_epc = PC; PC = 0x80000080 rt = imm &lt;&lt; 16</pre>	R 0 / 9   12 read character   I 4   13 open file   I 5   14 read file   R 0 / c   15 write to file   I f   16 close file	
beq rt, rs, imm bne rt, rs, imm syscall lui rt, imm lb rt, imm(rs)	Jump And Link Register Branch if Equal Branch if Not Equal System Call Load Upper Imm. Load Byte	<pre>Sra = PC + 8; PC = rs if (rs == rt) PC += 4 + (imm±&lt;&lt; 2) if (rs != rt) PC += 4 + (imm±&lt;&lt; 2) c0_cause = 8 &lt;&lt; 2; c0_epc = PC; PC = 0x80000088 rt = imm &lt;&lt; 16 rt = SignExt(M1[rs + imm±])</pre>	R 0 / 9 12 read character I 4 13 open file I 5 14 read file R 0 / c 15 write to file I 20 I 24	
beq rt, rs, imm bne rt, rs, imm syscall lui rt, imm lb rt, imm(rs) lbu rt, imm(rs)	Jump And Link Register Branch if Equal Branch if Not Equal System Call Load Upper Imm. Load Byte Load Byte Unsigned	<pre>Sra = PC + 8; PC = rs if (rs == rt) PC += 4 + (imm±&lt;&lt; 2) if (rs != rt) PC += 4 + (imm±&lt;&lt; 2) c0_cause - 8 &lt;&lt; 2; c0_epc = PC; PC = 0x80000088 rt = imm &lt;&lt; 16 rt = SignExt(M1[rs + imm±]) rt = M1[rs + imm±] &amp; 0xFF</pre>	R 0 / 9 12 read character I 4 13 open file I 5 14 read file R 0 / c 15 write to file I f 16 close file I 20 I 24 exception causes	
beq rt, rs, imm bne rt, rs, imm syscall lui rt, imm lb rt, imm(rs) lbu rt, imm(rs) lh rt, imm(rs)	Jump And Link Register Branch if Equal Branch if Not Equal System Call Load Upper Imm. Load Byte Load Byte Load Half	<pre>\$ra = PC + 8; PC = rs if (rs == rt) PC += 4 + (imm±&lt;&lt; 2) if (rs != rt) PC += 4 + (imm±&lt;&lt; 2) c0_cause - 8 &lt;&lt; 2; c0_epc - PC; PC = 0x80000080  rt = imm &lt;&lt; 16 rt = SignExt(M1[rs + imm±]) rt = M1[rs + imm±] &amp; 0xFF rt = SignExt(M2[rs + imm±])</pre>	R 0 / 9 12 read character I 4 13 open file I 5 14 read file R 0 / c 15 write to file I f 16 close file I 20 I 24 exception causes I 21 0 interrupt	
beq rt, rs, imm bne rt, rs, imm syscall lui rt, imm lb rt, imm(rs) lbu rt, imm(rs) lh rt, imm(rs) lhu rt, imm(rs)	Jump And Link Register Branch if Equal Branch if Not Equal System Call Load Upper Imm. Load Byte Load Byte Unsigned Load Half Load Half Unsigned	<pre>\$ra = PC + 8; PC = rs if (rs == rt) PC += 4 + (imm±&lt;&lt; 2) if (rs != rt) PC += 4 + (imm±&lt;&lt; 2) c0_cause - 8 &lt;&lt; 2; c0_epc - PC; PC = 0x80000088  rt = imm &lt;&lt; 16 rt = SignExt(M1[rs + imm±]) rt = M1[rs + imm±] &amp; 0xFF rt = SignExt(M2[rs + imm±]) rt = M2[rs + imm±] &amp; 0xFFFF</pre>	R 0 / 9 12 read character I 4 13 open file I 5 14 read file R 0 / c 15 write to file I f 16 close file I 20 I 24 exception causes I 21 0 interrupt I 25 1 TLB protection	
jalr rs beq rt, rs, imm bne rt, rs, imm syscall lui rt, imm lb rt, imm(rs) lbu rt, imm(rs) lh rt, imm(rs) lhu rt, imm(rs) lhu rt, imm(rs)	Jump And Link Register Branch if Equal Branch if Not Equal System Call Load Upper Imm. Load Byte Load Byte Unsigned Load Half Load Half Unsigned Load Word	<pre>\$ra = PC + 8; PC = rs if (rs == rt) PC += 4 + (imm±&lt;&lt; 2) if (rs != rt) PC += 4 + (imm±&lt;&lt; 2) c0_cause - 8 &lt;&lt; 2; c0_epc - PC; PC - 0x80000080  rt = imm &lt;&lt; 16 rt = SignExt(M1[rs + imm±]) rt = M1[rs + imm±] &amp; 0xFF rt = SignExt(M2[rs + imm±]) rt = M2[rs + imm±] &amp; 0xFFFF rt = M4[rs + imm±]</pre>	R 0 / 9 12 read character I 4 13 open file I 5 14 read file R 0 / c 15 write to file I f 16 close file I 20 I 24 exception causes I 21 0 interrupt I 25 1 TLB protection I 23 2 TLB miss L/F	
beq rt, rs, imm bne rt, rs, imm syscall lui rt, imm lb rt, imm(rs) lbu rt, imm(rs) lh rt, imm(rs) lhu rt, imm(rs) lw rt, imm(rs) lw rt, imm(rs) sb rt, imm(rs)	Jump And Link Register Branch if Equal Branch if Not Equal System Call Load Upper Imm. Load Byte Load Byte Unsigned Load Half Load Half Unsigned Load Word Store Byte	<pre>\$ra = PC + 8; PC = rs if (rs == rt) PC += 4 + (imm±&lt;&lt; 2) if (rs != rt) PC += 4 + (imm±&lt;&lt; 2) cc_cause = 8 &lt;&lt; 2; cc_epc = PC; PC = 0x80000080  rt = imm &lt;&lt; 16  rt = SignExt(M1[rs + imm±]) rt = M1[rs + imm±] &amp; 0xFF rt = SignExt(M2[rs + imm±]) rt = M2[rs + imm±] &amp; 0xFFFF rt = M4[rs + imm±]</pre>	R 0 / 9 12 read character I 4 13 open file I 5 14 read file R 0 / c 15 write to file I 6 close file I 20 I 24 exception causes I 21 0 interrupt I 25 1 TLB protection I 23 2 TLB miss L/F I 28 3 TLB miss S	
beq rt, rs, imm bne rt, rs, imm syscall lui rt, imm lb rt, imm(rs) lbu rt, imm(rs) lh rt, imm(rs) lw rt, imm(rs) lw rt, imm(rs) sb rt, imm(rs) st rt, imm(rs)	Jump And Link Register Branch if Equal Branch if Not Equal System Call Load Upper Imm. Load Byte Load Byte Unsigned Load Half Load Half Unsigned Load Word Store Byte Store Half	<pre>Sra = PC + 8; PC = rs if (rs == rt) PC += 4 + (imm±&lt;&lt; 2) if (rs != rt) PC += 4 + (imm±&lt;&lt; 2) cc_cause = 8 &lt;&lt; 2; co_epc = PC; PC = 0x80000080  rt = imm &lt;&lt; 16  rt = SignExt(M1[rs + imm±]) rt = M1[rs + imm±] &amp; 0xFF rt = SignExt(M2[rs + imm±]) rt = M2[rs + imm±] &amp; 0xFFFF rt = M4[rs + imm±] &amp; 0xFFFF</pre>	R 0 / 9 12 read character I 4 13 open file I 5 14 read file R 0 / c 15 write to file I 6 close file I 20 I 24 exception causes I 21 0 interrupt I 25 1 TLB protection I 23 2 TLB miss L/F I 28 3 TLB miss S I 29 4 bad address L/F	
jalr rs beq rt, rs, imm bne rt, rs, imm syscall lui rt, imm lb rt, imm(rs) lbu rt, imm(rs) lh rt, imm(rs) lw rt, imm(rs) lw rt, imm(rs) sb rt, imm(rs) sh rt, imm(rs)	Jump And Link Register Branch if Equal Branch if Not Equal System Call Load Upper Imm. Load Byte Load Byte Unsigned Load Half Load Half Unsigned Load Word Store Byte Store Half Store Word	<pre>Sra = PC + 8; PC = rs if (rs == rt) PC += 4 + (imm±&lt;&lt; 2) if (rs != rt) PC += 4 + (imm±&lt;&lt; 2) cc_cause = 8 &lt;&lt; 2; co_epc = PC; PC = 0x80000080  rt = imm &lt;&lt; 16  rt = SignExt(M1[rs + imm±]) rt = M1[rs + imm±] &amp; 0xFF rt = SignExt(M2[rs + imm±]) rt = M2[rs + imm±] &amp; 0xFFFF rt = M4[rs + imm±] = rt M2[rs + imm±] = rt M2[rs + imm±] = rt M4[rs + imm±] = rt M4[rs + imm±] = rt</pre>	R 0 / 9 12 read character I 4 13 open file I 5 14 read file R 0 / c 15 write to file I f 16 close file I 20 I 24 exception causes I 21 0 interrupt I 25 1 TLB protection I 23 2 TLB miss L/F I 28 3 TLB miss S I 29 4 bad address L/F I 20 5 bad address S	
palr rs beq rt, rs, imm bne rt, rs, imm syscall lui rt, imm lb rt, imm(rs) lbu rt, imm(rs) lh rt, imm(rs) lw rt, imm(rs) sb rt, imm(rs) sh rt, imm(rs) st rt, imm(rs) st rt, imm(rs) st rt, imm(rs) st rt, imm(rs)	Jump And Link Register Branch if Equal Branch if Not Equal System Call Load Upper Imm. Load Byte Load Byte Unsigned Load Half Load Half Unsigned Load Word Store Byte Store Half Store Word Load Linked	<pre>Sra = PC + 8; PC = rs if (rs == rt) PC += 4 + (imm±&lt;&lt; 2) if (rs != rt) PC += 4 + (imm±&lt;&lt; 2) cc_cause = 8 &lt;&lt; 2; co_epc = PC; PC = 0x80000080  rt = imm &lt;&lt; 16  rt = SignExt(M1[rs + imm±]) rt = M1[rs + imm±] &amp; 0xFF rt = SignExt(M2[rs + imm±]) rt = M2[rs + imm±] &amp; 0xFFFF rt = M4[rs + imm±] = rt M2[rs + imm±] = rt M4[rs + imm±] = rt M4[rs + imm±] = rt rt = M4[rs + imm±]</pre>	R 0 / 9 12 read character I 4 13 open file I 5 14 read file R 0 / c 15 write to file I f 16 close file I 20 I 24 exception causes I 21 0 interrupt I 25 1 TLB protection I 23 2 TLB miss L/F I 28 3 TLB miss S I 29 4 bad address L/F I 2b 5 bad address S I 30 6 bus error F	
jalr rs beq rt, rs, imm bne rt, rs, imm syscall lui rt, imm lb rt, imm(rs) lbu rt, imm(rs) lh rt, imm(rs) lw rt, imm(rs) lw rt, imm(rs) sb rt, imm(rs) sh rt, imm(rs)	Jump And Link Register Branch if Equal Branch if Not Equal System Call Load Upper Imm. Load Byte Load Byte Unsigned Load Half Load Half Unsigned Load Word Store Byte Store Half Store Word	<pre>Sra = PC + 8; PC = rs if (rs == rt) PC += 4 + (imm±&lt;&lt; 2) if (rs != rt) PC += 4 + (imm±&lt;&lt; 2) cc_cause = 8 &lt;&lt; 2; co_epc = PC; PC = 0x80000080  rt = imm &lt;&lt; 16  rt = SignExt(M1[rs + imm±]) rt = M1[rs + imm±] &amp; 0xFF rt = SignExt(M2[rs + imm±]) rt = M2[rs + imm±] &amp; 0xFFFF rt = M4[rs + imm±] = rt M2[rs + imm±] = rt M2[rs + imm±] = rt M4[rs + imm±] = rt M4[rs + imm±] = rt</pre>	R 0 / 9 12 read character I 4 13 open file I 5 14 read file R 0 / c 15 write to file I 6 close file I 20 I 24 exception causes I 21 0 interrupt I 25 1 TLB protection I 23 2 TLB miss L/F I 28 3 TLB miss S I 29 4 bad address L/F I 2b 5 bad address S I 30 6 bus error F I 38 7 bus error L/S	
beq rt, rs, imm bne rt, rs, imm syscall lui rt, imm lb rt, imm(rs) lh rt, imm(rs) lw rt, imm(rs) lw rt, imm(rs) sb rt, imm(rs) sb rt, imm(rs) sw rt, imm(rs) sc rt, imm(rs) sc rt, imm(rs)	Jump And Link Register Branch if Equal Branch if Not Equal System Call Load Upper Imm. Load Byte Load Byte Unsigned Load Half Load Half Unsigned Load Word Store Byte Store Half Store Word Load Linked Store Conditional	<pre>Sra = PC + 8; PC = rs if (rs == rt) PC += 4 + (imm±&lt;&lt; 2) if (rs != rt) PC += 4 + (imm±&lt;&lt; 2) cc_cause = 8 &lt;&lt; 2; cc_epc = PC; PC = 0x80000080  rt = imm &lt;&lt; 16 rt = SignExt(M1[rs + imm±]) rt = M1[rs + imm±] &amp; 0xFF rt = SignExt(M2[rs + imm±]) rt = M2[rs + imm±] &amp; 0xFFFF rt = M4[rs + imm±] &amp; 0xFFFF rt = M4[rs + imm±] = rt M1[rs + imm±] = rt M2[rs + imm±] = rt M4[rs + imm±] = rt rt = M4[rs + imm±] M4[rs + imm±] = rt</pre>	R 0 / 9 12 read character I 4 13 open file I 5 14 read file R 0 / c 15 write to file I f 16 close file I 20 I 24 exception causes I 21 0 interrupt I 25 1 TLB protection I 23 2 TLB miss L/F I 28 3 TLB miss S I 29 4 bad address L/F I 2b 5 bad address S I 30 6 bus error F I 38 7 bus error L/S S syscall	
jalr rs beq rt, rs, imm bne rt, rs, imm syscall lui rt, imm lb rt, imm(rs) lhu rt, imm(rs) lhu rt, imm(rs) lw rt, imm(rs) sb rt, imm(rs) sh rt, imm(rs) sw rt, imm(rs) sc rt, imm(rs) sc rt, imm(rs)	Jump And Link Register Branch if Equal Branch if Not Equal System Call Load Upper Imm. Load Byte Load Byte Unsigned Load Half Load Half Unsigned Load Word Store Byte Store Half Store Word Load Linked Store Conditional	<pre>Sra = PC + 8; PC = rs if (rs == rt) PC += 4 + (imm±&lt;&lt; 2) if (rs != rt) PC += 4 + (imm±&lt;&lt; 2) if (rs != rt) PC += 4 + (imm±&lt;&lt; 2) c6_cause = 8 &lt;&lt; 2; c0_epc = PC; PC = 0x80000080  rt = imm &lt;&lt; 16 rt = SignExt(M1[rs + imm±]) rt = M1[rs + imm±] &amp; 0xFF rt = SignExt(M2[rs + imm±]) rt = M2[rs + imm±] &amp; 0xFFFF rt = M4[rs + imm±] = rt M2[rs + imm±] = rt M4[rs + imm±] = rt rt = M4[rs + imm±] = rt rt = M4[rs + imm±] M4(rs + imm±] = rt; rt = atomic 7 1 : 0</pre> 6 bits 5 bits 5 bits 5 bits 5 bits	R 0 / 9 12 read character I 4 13 open file I 5 14 read file R 0 / c 15 write to file I 6 close file I 20 I 24 exception causes I 21 0 interrupt I 25 1 TLB protection I 23 2 TLB miss L/F I 28 3 TLB miss S I 29 4 bad address L/F I 2b 5 bad address S I 30 6 bus error F I 38 7 bus error L/S Syscall Spinc 9 break	
bed rt. rs. imm bne rt. rs. imm syscall lui rt. imm lb rt. imm(rs) lhu rt. imm(rs) lhu rt. imm(rs) lw rt. imm(rs) sb rt. imm(rs) sh rt. imm(rs) sw rt. imm(rs) st rt. imm(rs) sw rt. imm(rs)	Jump And Link Register Branch if Equal Branch if Not Equal System Call Load Upper Imm. Load Byte Load Byte Unsigned Load Half Load Half Load Word Store Byte Store Half Store Word Load Linked Store Conditional	<pre>Sra = PC + 8; PC = rs if (rs == rt) PC += 4 + (imm±&lt;&lt; 2) if (rs != rt) PC += 4 + (imm±&lt;&lt; 2) if (rs != rt) PC += 4 + (imm±&lt;&lt; 2) c6_cause = 8 &lt;&lt; 2; c0_epc = PC; PC = 0x80000080  rt = imm &lt;&lt; 16 rt = SignExt(M1[rs + imm±]) rt = M1[rs + imm±] &amp; 0xFF rt = SignExt(M2[rs + imm±]) rt = M2[rs + imm±] &amp; 0xFFFF rt = M4[rs + imm±] = rt M2[rs + imm±] = rt M4[rs + imm±] = rt rt = M4[rs + imm±] = rt rt = M4[rs + imm±] = rt 6 bits 5 bits 5 bits 5 bits 5 bits</pre>	R 0 / 9 12 read character I 4 13 open file I 5 14 read file R 0 / c 15 write to file I 6 close file I 20 I 24 exception causes I 21 0 interrupt I 25 1 TLB protection I 23 2 TLB miss L/F I 28 3 TLB miss S I 29 4 bad address L/F I 2b 5 bad address S I 30 6 bus error F I 38 7 bus error L/S 8 syscall 9 break func are served instr.	
palr rs beq rt, rs, imm bne rt, rs, imm syscall lui rt, imm lb rt, imm(rs) lh rt, imm(rs) lw rt, imm(rs) lw rt, imm(rs) sb rt, imm(rs) sw rt, imm(rs) sw rt, imm(rs) sc rt, imm(rs)	Jump And Link Register Branch if Equal Branch if Not Equal System Call Load Upper Imm. Load Byte Load Byte Unsigned Load Half Load Half Load Word Store Byte Store Half Store Word Load Linked Store Conditional lo-instructions Branch if Greater or Equal Branch if Greater Than	<pre>Sra = PC + 8; PC = rs if (rs == rt) PC += 4 + (imm±&lt;&lt; 2) if (rs != rt) PC += 4 + (imm±&lt;&lt; 2) cc_cause = 8 &lt;&lt; 2; cc_epc = PC; PC = 0x80000080  rt = imm &lt;&lt; 16  rt = SignExt(M1[rs + imm±]) rt = M1[rs + imm±] &amp; 0xFF  rt = SignExt(M2[rs + imm±]) rt = M2[rs + imm±] &amp; 0xFFFF  rt = M4[rs + imm±] M1[rs + imm±] = rt M2[rs + imm±] = rt M4[rs + imm±] = rt rt = M4[rs + imm±] rt = M4[rs + imm±] M4[rs + imm±] = rt rt = M4[rs + imm±] R4[rs + imm±] = rt; rt - atomic 7 1 : 0  6 bits 5 bits 5 bits 5 bits 5 bits R</pre>	R 0 / 9 12 read character I 4 13 open file I 5 14 read file R 0 / c 15 write to file I 6 close file I 20 I 24 exception causes I 21 0 interrupt I 25 1 TLB protection I 23 2 TLB miss L/F I 28 3 TLB miss S I 29 4 bad address L/F I 2b 5 bad address S I 30 6 bus error F I 38 7 bus error L/S 8 syscall 9 break a reserved instr. b coproc. unusable	
palr rs beq rt, rs, imm bne rt, rs, imm syscall lui rt, imm lb rt, imm(rs) lh rt, imm(rs) lw rt, imm(rs) lw rt, imm(rs) sb rt, imm(rs) sw rt, imm(rs) sc rt, imm(rs)	Jump And Link Register Branch if Equal Branch if Not Equal System Call Load Upper Imm. Load Byte Load Byte Unsigned Load Half Load Half Unsigned Load Word Store Byte Store Half Store Word Load Linked Store Conditional  lo-instructions Branch if Greater or Equal Branch if Greater Than Branch if Less or Equal	<pre>Sra = PC + 8; PC = rs if (rs == rt) PC += 4 + (imm±&lt;&lt; 2) if (rs != rt) PC += 4 + (imm±&lt;&lt; 2) c0_cause - 8 &lt;&lt; 2; c0_epc - PC; PC = 0x80000080  rt = imm &lt;&lt; 16 rt = SignExt(M1[rs + imm±]) rt = M1[rs + imm±] &amp; 0xFF rt = SignExt(M2[rs + imm±]) rt = M2[rs + imm±] &amp; 0xFFFF rt = M4[rs + imm±] M1[rs + imm±] = rt M2[rs + imm±] = rt M4[rs + imm±] = rt rt = M4[rs + imm±] M4[rs + imm±] = rt rt = M4[rs + imm±] M4[rs + imm±] = rt rt = M4[rs + imm±] M4[rs + imm±] = rt; rt - atomic 7 1 : 0  6 bits 5 bits 5 bits 5 bits 5 bits R</pre>	R 0 / 9 12 read character I 4 13 open file I 5 14 read file R 0 / c 15 write to file I 6 close file I 20 I 24 exception causes I 21 0 interrupt I 25 1 TLB protection I 23 2 TLB miss L/F I 28 3 TLB miss S I 29 4 bad address L/F I 2b 5 bad address S I 30 6 bus error F I 38 7 bus error L/S 8 syscall 9 break func are served instr.	
palr rs beq rt, rs, imm bne rt, rs, imm syscall lui rt, imm lb rt, imm(rs) lh rt, imm(rs) lw rt, imm(rs) lw rt, imm(rs) sb rt, imm(rs) sw rt, imm(rs) sc rt, imm(rs)	Jump And Link Register Branch if Equal Branch if Not Equal System Call Load Upper Imm. Load Byte Load Byte Unsigned Load Half Load Half Unsigned Load Word Store Byte Store Half Store Word Load Linked Store Conditional  lo-instructions Branch if Greater or Equal Branch if Greater Than Branch if Less or Equal Branch if Less Than	<pre>Sra = PC + 8; PC = rs if (rs == rt) PC += 4 + (imm±&lt;&lt; 2) if (rs != rt) PC += 4 + (imm±&lt;&lt; 2) if (rs != rt) PC += 4 + (imm±&lt;&lt; 2) c6_cause = 8 &lt;&lt; 2; c0_epc = PC; PC = 0x80000080  rt = imm &lt;&lt; 16 rt = SignExt(M1[rs + imm±]) rt = M1[rs + imm±] &amp; 0xFF rt = SignExt(M2[rs + imm±]) rt = M2[rs + imm±] &amp; 0xFFFF rt = M4[rs + imm±] M1[rs + imm±] = rt M2[rs + imm±] = rt M4[rs + imm±] = rt rt = M4[rs + imm±] M4(rs + imm±] = rt rt = M4[rs + imm±] M4(rs + imm±] = rt; rt = atomic ? 1 : 0  6 bits    5 bits    5 bits    5 bits    5 bits R</pre>	R 0 / 9 12 read character I 4 13 open file I 5 14 read file R 0 / c 15 write to file I 6 close file I 20 I 24 exception causes I 21 0 interrupt I 25 1 TLB protection I 23 2 TLB miss L/F I 28 3 TLB miss S I 29 4 bad address L/F I 2b 5 bad address S I 30 6 bus error F I 38 7 bus error L/S 8 syscall 9 break a reserved instr. b coproc. unusable	
palr rs beq rt, rs, imm bne rt, rs, imm syscall lui rt, imm lb rt, imm(rs) lh rt, imm(rs) lw rt, imm(rs) lw rt, imm(rs) sb rt, imm(rs) sw rt, imm(rs) sc rt, imm(rs)	Jump And Link Register Branch if Equal Branch if Not Equal System Call Load Upper Imm. Load Byte Load Byte Unsigned Load Half Load Half Unsigned Load Word Store Byte Store Half Store Word Load Linked Store Conditional lo-instructions Branch if Greater or Equal Branch if Less or Equal Branch if Less Than Load Address	<pre>Sra = PC + 8; PC = rs if (rs == rt) PC += 4 + (imm±&lt;&lt; 2) if (rs != rt) PC += 4 + (imm±&lt;&lt; 2) cc_cause - 8 &lt;&lt; 2; cc_epc = PC; PC = 0x80000080  rt = imm &lt;&lt; 16 rt = SignExt(M1[rs + imm±]) rt = M1[rs + imm±] &amp; 0xFF rt = SignExt(M2[rs + imm±]) rt = M2[rs + imm±] &amp; 0xFFFF rt = M4[rs + imm±] = rt rt = M4[rs + imm±] M4[rs + imm±] = rt rt = M4[rs + imm±] M4[rs + imm±] = rt rt = M4[rs + imm±] M4[rs + imm±] = rt; rt - atomic ? 1 : 0  6 bits</pre>	R 0 / 9 12 read character I 4 13 open file I 5 14 read file R 0 / c 15 write to file I 6 close file I 20 I 24 exception causes I 21 0 interrupt I 25 1 TLB protection I 23 2 TLB miss L/F I 28 3 TLB miss S I 29 4 bad address L/F I 2b 5 bad address S I 30 6 bus error F I 38 7 bus error L/S 8 syscall 9 break func 6 bits func 6 c arith. overflow	
palr rs beq rt, rs, imm bne rt, rs, imm syscall lui rt, imm lb rt, imm(rs) lh rt, imm(rs) lw rt, imm(rs) lw rt, imm(rs) sb rt, imm(rs) sw rt, imm(rs) sc rt, imm(rs) sc rt, imm(rs) sc rt, imm(rs) sc rt, imm(rs) li rt, imm(rs) sc rt, imm(rs) sc rt, imm(rs) li rt, imm(rs) sc rt, imm(rs) li rt, imm(rs) li rx, ry, imm la rx, label li rx, imm	Jump And Link Register Branch if Equal Branch if Not Equal System Call Load Upper Imm. Load Byte Load Byte Unsigned Load Half Load Half Unsigned Load Word Store Byte Store Half Store Word Load Linked Store Conditional lo-instructions Branch if Greater or Equal Branch if Greater Than Branch if Less or Equal Branch if Less Than Load Address Load Immediate	<pre>Sra = PC + 8; PC = rs if (rs == rt) PC += 4 + (imm±&lt;&lt; 2) if (rs != rt) PC += 4 + (imm±&lt;&lt; 2) if (rs != rt) PC += 4 + (imm±&lt;&lt; 2) c6_cause = 8 &lt;&lt; 2; c0_epc = PC; PC = 0x80000080  rt = imm &lt;&lt; 16 rt = SignExt(M1[rs + imm±]) rt = M1[rs + imm±] &amp; 0xFF rt = SignExt(M2[rs + imm±]) rt = M2[rs + imm±] &amp; 0xFFFF rt = M4[rs + imm±] M1[rs + imm±] = rt M2[rs + imm±] = rt M4[rs + imm±] = rt rt = M4[rs + imm±] M4(rs + imm±] = rt rt = M4[rs + imm±] M4(rs + imm±] = rt; rt = atomic ? 1 : 0  6 bits    5 bits    5 bits    5 bits    5 bits R</pre>	R 0 / 9 12 read character I 4 13 open file I 5 14 read file R 0 / c 15 write to file I 6 close file I 20 I 24 exception causes I 21 0 interrupt I 25 1 TLB protection I 23 2 TLB miss L/F I 28 3 TLB miss S I 29 4 bad address L/F I 2b 5 bad address S I 30 6 bus error F I 38 7 bus error L/S 8 syscall 9 break func 6 bits func 6 carith. overflow F: fetch instr.	
palr rs beq rt, rs, imm bne rt, rs, imm syscall lui rt, imm lb rt, imm(rs) lh rt, imm(rs) lw rt, imm(rs) lw rt, imm(rs) sb rt, imm(rs) sw rt, imm(rs) sc rt, imm(rs)	Jump And Link Register Branch if Equal Branch if Not Equal System Call Load Upper Imm. Load Byte Load Byte Unsigned Load Half Load Half Unsigned Load Word Store Byte Store Half Store Word Load Linked Store Conditional lo-instructions Branch if Greater or Equal Branch if Less or Equal Branch if Less Than Load Address	<pre>Sra = PC + 8; PC = rs if (rs == rt) PC += 4 + (imm±&lt;&lt; 2) if (rs != rt) PC += 4 + (imm±&lt;&lt; 2) cc_cause - 8 &lt;&lt; 2; cc_epc = PC; PC = 0x80000080  rt = imm &lt;&lt; 16 rt = SignExt(M1[rs + imm±]) rt = M1[rs + imm±] &amp; 0xFF rt = SignExt(M2[rs + imm±]) rt = M2[rs + imm±] &amp; 0xFFFF rt = M4[rs + imm±] = rt rt = M4[rs + imm±] M4[rs + imm±] = rt rt = M4[rs + imm±] M4[rs + imm±] = rt rt = M4[rs + imm±] M4[rs + imm±] = rt; rt - atomic ? 1 : 0  6 bits</pre>	R 0 / 9 12 read character I 4 13 open file I 5 14 read file R 0 / c 15 write to file I 6 close file I 20 I 24 exception causes I 21 0 interrupt I 25 1 TLB protection I 23 2 TLB miss L/F I 28 3 TLB miss S I 29 4 bad address L/F I 2b 5 bad address S I 30 6 bus error F I 38 7 bus error L/S 8 syscall 9 break func a reserved instr. b coproc. unusable c arith. overflow F: fetch instr. L: load data	