

54LS112/DM54LS112A/DM74LS112A Dual Negative-Edge-Triggered Master-Slave J-K Flip-Flops with Preset, Clear, and Complementary Outputs

General Description


This device contains two independent negative-edge-triggered J-K flip-flops with complementary outputs. The J and K data is processed by the flip-flop on the falling edge of the clock pulse. The clock triggering occurs at a voltage level and is not directly related to the transition time of the falling edge of the clock pulse. Data on the J and K inputs may be changed while the clock is high or low without affecting the outputs as long as the setup and hold times are not

violated. A low logic level on the preset or clear inputs will set or reset the outputs regardless of the logic levels of the other inputs.

Features

 Alternate Military/Aerospace device (54LS112) is available. Contact a National Semiconductor Sales Office/ Distributor for specifications.

Connection Diagram



Order Number 54LS112DMQB, 54LS112FMQB, 54LS112LMQB, DM54LS112AJ, DM54LS112AW, DM74LS112AM or DM74LS112AN See NS Package Number E20A, J16A, M16A, N16E or W16A

Function Table

	I	Outputs				
PR	CLR	CLK	J	K	Q	Q
L	Н	Х	Х	Х	Н	L
Н	L	Х	X	Х	L	Н
L	L	X	X	X	H*	H*
Н	Н	↓	L	L	Q_0	\overline{Q}_0
Н	Н	↓	Н	L	Н	L
Н	Н	↓	L	Н	L	Н
Н	Н	↓	Н	Н	Toggle	
Н	Н	Н	Х	Х	Q_0	\overline{Q}_0

- H = High Logic Level
- L = Low Logic Level
- X = Either Low or High Logic Level
- \downarrow = Negative Going Edge of Pulse
- $^{*}=$ This configuration is nonstable; that is, it will not persist when preset and/or clear inputs return to their inactive (high) level.
- $\mathbf{Q}_0 = \mathbf{The}$ output logic level before the indicated input conditions were established.

Toggle = Each output changes to the complement of its previous level on each falling edge of the clock pulse.

Absolute Maximum Ratings (Note)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage 7V
Input Voltage 7V
Operating Free Air Temperature Range

Storage Temperature Range -65°C to $+150^{\circ}\text{C}$

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Parameter		D	DM54LS112A			DM74LS112A		
Oymbor			Min	Nom	Max	Min	Nom	Max	Units
V _{CC}	Supply Voltage		4.5	5	5.5	4.75	5	5.25	V
V _{IH}	High Level Input	Voltage	2			2			V
V _{IL}	Low Level Input	/oltage			0.7			0.8	V
I _{OH}	High Level Outpu	ıt Current			-0.4			-0.4	mA
l _{OL}	Low Level Outpu	t Current			4			8	mA
f _{CLK}	Clock Frequency	(Note 2)	0		30	0		30	MHz
f _{CLK}	Clock Frequency	(Note 3)	0		25	0		25	MHz
t _W	Pulse Width	Clock High	20			20			ns
	(Note 2)	Preset Low	25			25			
		Clear Low	25			25			
t _W	Pulse Width	Clock High	25			25			
	(Note 3)	Preset Low	30			30			ns
		Clear Low	30			30			
t _{SU}	Setup Time (Note	es 1 and 2)	20 ↓			20 ↓			ns
t _{SU}	Setup Time (Note	es 1 and 3)	25 ↓			25 ↓			ns
t _H	Hold Time (Notes	s 1 and 2)	0 \			0 ↓			ns
t _H	Hold Time (Notes 1 and 3)		5↓			5↓			ns
T _A	Free Air Operatin	g Temperature	-55		125	0		70	°C

Note 1: The symbol (\downarrow) indicates the falling edge of the clock pulse is used for reference.

Note 2: $C_L=15$ pF, $R_L=2$ k Ω , $T_A=25^{\circ}C$ and $V_{CC}=5V$.

Note 3: $C_L = 50$ pF, $R_L = 2$ k Ω , $T_A = 25$ °C and $V_{CC} = 5V$.

Electrical Characteristics over recommended operating free air temperature range (unless otherwise noted)

Symbol	Parameter	Conditions		Min	Typ (Note 1)	Max	Units
VI	Input Clamp Voltage	$V_{CC} = Min, I_I = -18 \text{ mA}$				-1.5	V
V _{OH} High Level Output Voltage	,	V _{CC} = Min, I _{OH} = Max	DM54	2.5	3.4		V
	$V_{IL} = Max, V_{IH} = Min$	DM74	2.7	3.4			
V _{OL} Low Level Output Voltage	Low Level Output	$V_{CC} = Min, I_{OL} = Max$ $V_{IL} = Max, V_{IH} = Min$	DM54		0.25	0.4	V
	Voltage		DM74		0.35	0.5	
		I _{OL} = 4 mA, V _{CC} = Min	DM74		0.25	0.4	
I _I Input Current @ Max Input Voltage	Input Current @ Max	$V_{CC} = Max, V_I = 7V$	J, K			0.1	
	Input Voltage		Clear			0.3	mA
			Preset			0.3	1117
			Clock			0.4	

Electrical Characteristics

over recommended operating free air temperature range (unless otherwise noted) (Continued)

Symbol	Parameter	Conditions		Min	Typ (Note 1)	Max	Units
I _{IH}	High Level Input Current	$V_{CC} = Max, V_I = 2.7V$	J, K			20	
			Clear			60	μΑ
			Preset			60	μ, τ
			Clock			80	
I _{IL}	Low Level Input Current	$V_{CC} = Max, V_I = 0.4V$	J, K			-0.4	
			Clear			-0.8	mA
			Preset			-0.8	,
			Clock			-0.8	
los	Short Circuit	V _{CC} = Max	DM54	-20		-100	mA
	Output Current	(Note 2)	DM74	-20		-100	,
Icc	Supply Current	V _{CC} = Max (Note 3)			4	6	mA


$\textbf{Switching Characteristics} \text{ at } V_{CC} = 5V \text{ and } T_A = 25^{\circ}C \text{ (See Section 1 for Test Waveforms and Output Load)}$


Symbol	Parameter	From (Input) To (Output)					
			C _L = 15 pF		C _L = 50 pF		Units
			Min	Max	Min	Max	
f_{MAX}	Maximum Clock Frequency		30		25		MHz
t _{PLH}	Propagation Delay Time Low to High Level Output	Preset to Q		20		24	ns
t _{PHL}	Propagation Delay Time High to Low Level Output	Preset to Q		20		28	ns
t _{PLH}	Propagation Delay Time Low to High Level Output	Clear to \overline{Q}		20		24	ns
t _{PHL}	Propagation Delay Time High to Low Level Output	Clear to Q		20		28	ns
t _{PLH}	Propagation Delay Time Low to High Level Output	Clock to Q or Q		20		24	ns
t _{PHL}	Propagation Delay Time High to Low Level Output	Clock to Q or Q		20		28	ns

Note 1: All typicals are at $V_{CC} = 5V$, $T_A = 25^{\circ}C$.


Note 2: Not more than one output should be shorted at a time, and the duration should not exceed one second. For devices, with feedback from the outputs, where shorting the outputs to ground may cause the outputs to change logic state an equivalent test may be performed where $V_0 = 2.25V$ and 2.125V for DM54 and DM74 series, respectively, with the minimum and maximum limits reduced by one half from their stated values. This is very useful when using automatic test equipment.

Note 3: With all outputs open, I_{CC} is measured with the Q and \overline{Q} outputs high in turn. At the time of measurement the clock is grounded.





Physical Dimensions inches (millimeters) (Continued)



16-Lead Ceramic Flat Package (W) Order Number 54LS112FMQB or DM54LS112AW NS Package Number W16A

LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

- 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform, when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- 2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.



National Semiconductor

National Semiconducto Corporation 1111 West Bardin Road Arlington, TX 76017 Tel: 1(800) 272-9959 Fax: 1(800) 737-7018

National Semiconductor Europe

Fax: (+49) 0-180-530 85 86 Fax: (+49) 0-180-530 85 86 Email: cnjwge@tevm2.nsc.com Deutsch Tel: (+49) 0-180-530 85 85 English Tel: (+49) 0-180-532 78 32 Français Tel: (+49) 0-180-532 35 Italiano Tel: (+49) 0-180-534 16 80 **National Semiconductor**

Hong Kong Ltd.
13th Floor, Straight Block,
Ocean Centre, 5 Canton Rd. Tsimshatsui, Kowloon Hong Kong Tel: (852) 2737-1600 Fax: (852) 2736-9960

National Semiconductor

Japan Ltd.
Tel: 81-043-299-2309
Fax: 81-043-299-2408