

August 1986 Revised March 2000

DM74123

Dual Retriggerable One-Shot with Clear and Complementary Outputs

General Description

The DM74123 is a dual retriggerable monostable multi-vibrator capable of generating output pulses from a few nano-seconds to extremely long duration up to 100% duty cycle. Each device has three inputs permitting the choice of either leading-edge or trailing edge triggering. Pin (A) is an active-LOW transition trigger input and pin (B) is an active-HIGH transition trigger input. A LOW at the clear (CLR) input terminates the output pulse: which also inhibits triggering. An internal connection from CLR to the input gate makes it possible to trigger the circuit by a positive-going signal on CLR as shown in the Truth Table.

To obtain the best and trouble free operation from this device please read the Operating Rules as well as the One–Shot Application Notes carefully and observe recommendations


Features

- DC triggered from active-HIGH transition or active-LOW transition inputs
- Retriggerable to 100% duty cycle
- Direct reset terminates output pulse
- \blacksquare Compensated for $V_{\mbox{\footnotesize CC}}$ and temperature variations
- DTL, TTL compatible
- Input clamp diodes

Ordering Code:

Order Number	Package Number	Package Description
DM74123N	N16F	16-Lead Plastic Dual-In-Line Package (PDIP) JEDEC MS-001 0 300 Wide

Connection Diagram



Triggering Truth Table

	Inputs	Response		
Α	В	CLR	Response	
Х	Х	L	No Trigger	
~	L	X	No Trigger	
~	Н	Н	Trigger	
Н	~	X	No Trigger	
L	~	Н	Trigger	
L	Н		Trigger	

H = HIGH Voltage Leve

L = LOW Voltage Level

Functional Description

The basic output pulse width is determined by selection of an external resistor (R_χ) and capacitor $(C_\chi).$ Once triggered, the basic pulse width may be extended by retriggering the gated active-LOW transition or active-HIGH transition inputs or be reduced by use of the active-LOW

transition clear input. Retriggering to 100% duty cycle is possible by application of an input pulse train whose cycle time is shorter than the output cycle time such that a continuous "HIGH" logic state is maintained at the "Q" output.

Operating Rules

- 1. An external resistor (R_X) and external capacitor (C_X) are required for proper operation. The value of C_X may vary from 0 to any necessary value. For small time constants high-grade mica, glass, polypropylene, polycarbonate, or polystyrene material capacitors may be used. For large time constants use tantalum or special aluminum capacitors. If the timing capacitors have leakages approaching 100 nA or if stray capacitance from either terminal to ground is greater than 50 pF the timing equations may not represent the pulse width the device generates.
- 2. When an electrolytic capacitor is used for C_X a switching diode is often required for standard TTL one-shots to prevent high inverse leakage current (Figure 1). However, its use in general is not recommended with retriggerable operation.
- 3. The output pulse width (T_W) for $C_X > 1000 \ pF$ is defined as follows:


$$T_W = K R_X C_X (1 + 0.7/R_X)$$

1. where: [R_X is in Kilo-ohm]


[C_X is in pico Farad]

[T_W is in nano second]

 $[K \approx 0.28]$




4. For C_X < 1000 pF see Figure 2 for T_W vs. C_X family curves with R_X as a parameter:



TIMING CAPACITANCE C_X - pF

FIGURE 2.

To obtain variable pulse width by remote trimming, the following circuit is recommended:




Note: " $\mathbf{R}_{\text{remote}}$ " should be as close to the one-shot as possible

FIGURE 3.

6. The retriggerable pulse width is calculated as shown below:

$$T = T_W + t_{PLH} = K \times R_X \times C_X + t_{PLH}$$

The retriggered pulse width is equal to the pulse width plus a delay time period (Figure 4).



- 7. Under any operating condition C_X and R_X must be kept as close to the one-shot device pins as possible to minimize stray capacitance, to reduce noise pick-up, and to reduce $I \times R$ and Ldi/dt voltage developed along their connecting paths. If the lead length from C_X to pins (6) and (7) or pins (14) and (15) is greater than 3 cm, for example, the output pulse width might be quite different from values predicted from the appropriate equations. A non-inductive and low capacitive path is necessary to ensure complete discharge of C_X in each cycle of its operation so that the output pulse width will be accurate.
 - V_{CC} and ground wiring should conform to good high-frequency standards and practices so that switching transients on the V_{CC} and ground return leads do not cause interaction between one-shots. A 0.01 μF to 0.10 μF bypass capacitor (disk ceramic or monollithic type) from V_{CC} to ground is necessary on each device. Furthermore, the bypass capacitor should be located as close to the V_{CC} pin as space permits.

Note: For further detailed device characteristics and output performance please refer to the One-Shot Application Note, AN-366.

8.

Absolute Maximum Ratings(Note 1)

Supply Voltage 7V Input Voltage 5.5V Operating Free Air Temperature Range $0^{\circ}\text{C to } +70^{\circ}\text{C}$ Storage Temperature $-65^{\circ}\text{C to } +150^{\circ}\text{C}$

Note 1: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the Electrical Characteristics tables are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Parameter		Min	Nom	Max	Units
V _{CC}	Supply Voltage		4.75	5	5.25	V
V _{IH}	HIGH Level Input Voltage		2			V
V _{IL}	LOW Level Input Voltage				0.8	V
I _{OH}	HIGH Level Output Current				-0.8	mA
I _{OL}	LOW Level Output Current				16	mA
t _W	Pulse Width	A or B HIGH	40			
	(Note 2)	A or B LOW	40			ns
		Clear LOW	40			
T _{WQ}	Minimum Width of	A or B			65	no
(Min)	Pulse at Q (Note 2)	AUID			65	ns
R _{EXT}	External Timing Resistor		5		50	kΩ
C _{EXT}	External Timing Capacitance			No Restriction		μF
C _{WIRE}	Wiring Capacitance				50	nE.
	at R _{EXT} /C _{EXT} Terminal (Note 2)				50	pF
T _A	Free Air Operating Temperature		0		70	°C

Note 2: $T_A = 25^{\circ}C$ and $V_{CC} = 5V$.

Electrical Characteristics

over recommended operating free air temperature range (unless otherwise noted)

Symbol	Parameter	Conditions		Min	Typ (Note 3)	Max	Units	
V _I	Input Clamp Voltage	$V_{CC} = Min, I_I = -12 \text{ mA}$				-1.5	V	
V _{OH}	HIGH Level	V _{CC} = Min, I _{OH} = Max		2.5	3.4		V	
	Output Voltage	$V_{IL} = Max, V_{IH} = Min$				V		
V _{OL}	LOW Level	V _{CC} = Min, I _{OL} = Max			0.2	0.4	V	
	Output Voltage	$V_{IH} = Min, V_{IL} = Max$			0.2	0.4	V	
II	Input Current @ Max Input Voltage	$V_{CC} = Max, V_I = 5.5V$				1	mA	
I _{IH}	HIGH Level	V _{CC} = Max	Data			40	μА	
	Input Current	$V_I = 2.4V$	Clear			80	μΛ	
I _{IL}	Low Level	$V_{CC} = Max, V_I = 0.4V$	Clear			-3.2	mA	
	Input Current		Data			-1.6	IIIA	
Ios	Short Circuit Output Current	V _{CC} = Max (Note 4)	•	-10		-40	mA	
I _{CC}	Supply Current	V _{CC} = Max (Note 5)(Note 6)			46	66	mA	

Note 3: All typicals are at $V_{CC} = 5V$, $T_A = 25$ °C.

 $\textbf{Note 4:} \ \ \text{Not more than one output should be shorted at a time.}$


Note 5: Quiescent I_{CC} is measured (after clearing) with 2.4V applied to all clear and A inputs, B inputs grounded, all outputs OPEN, $C_{EXT} = 0.02 \ \mu\text{F}$, and $R_{EXT} = 25 \ K\Omega$.

Note 6: l_{CC} is measured in the triggered state with 2.4V applied to all clear and B inputs, A inputs grounded, all outputs OPEN, $C_{EXT} = 0.02 \ \mu F$, and $R_{EXT} = 25 \ k\Omega$.

Switching Characteristics at $V_{CC} = 5V$ and $T_A = 25^{\circ}C$

			$C_L = 15 \text{ pF}, R_L = 400\Omega$			
Symbol	Parameter	From (Input)	$C_{EXT} = 1000 \text{ pF, } R_{EXT} = 10 \text{ K}\Omega$		Units	
		To (Output)	Min	Max		
t _{PLH}	Propagation Delay Time	Ā to Q	⊼ to O	33	ns	
	LOW-to-HIGH Level Output			33		
t _{PLH}	Propagation Delay Time	B to Q		28	ns	
	LOW-to-HIGH Level Output	B 10 Q			115	
t _{PHL}	Propagation Delay Time	Ā to Q		40	ns	
	HIGH-to-LOW Level Output					
t _{PHL}	Propagation Delay Time	B to Q	R to O		36	ns
	HIGH-to-LOW Level Output			30	115	
t _{PLH}	Propagation Delay Time	Clear to Q	Clear to Q 40	40	ns	
	LOW-to-HIGH Level Output			40	ns	
t _{PHL}	Propagation Delay Time	Clear to Q		27	no	
	HIGH-to-LOW Level Output			21	ns	
t _{W(out)}	Output Pulse Width	A or B to Q	3.08	3.76	iie.	
	(Note 7)	AUBIOQ	5.50	3.70	μs	

Note 7: $C_{ECT} = 1000 \text{ pF}, R_{EXT} = 10 \text{ } k\Omega$



16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide Package Number N16E

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com