

DM54LS165/DM74LS165 8-Bit Parallel In/Serial Output Shift Registers

General Description

This device is an 8-bit serial shift register which shifts data in the direction of Q_A toward Q_H when clocked. Parallel-in access is made available by eight individual direct data inputs, which are enabled by a low level at the shift/load input. These registers also feature gated clock inputs and complementary outputs from the eighth bit.


Clocking is accomplished through a 2-input NOR gate, permitting one input to be used as a clock-inhibit function. Holding either of the clock inputs high inhibits clocking, and holding either clock input low with the load input high enables the other clock input. The clock-inhibit input should be changed to the high level only while the clock input is high. Parallel loading is inhibited as long as the load input is high.


Data at the parallel inputs are loaded directly into the register on a high-to-low transition of the shift/load input, regardless of the logic levels on the clock, clock inhibit, or serial inputs.

Features

- Complementary outputs
- Direct overriding (data) inputs
- Gated clock inputs
- Parallel-to-serial data conversion
- Typical frequency 35 MHz
- Typical power dissipation 105 mW

Connection Diagram





TL/F/6399-1

Order Number DM54LS165J, DM54LS165W, DM74LS165WM or DM74LS165N See NS Package Number J16A, M16B, N16E or W16A

Function Table

Inputs					Inte		
Shift/	Clock	Clock	Serial	Parallel	Out	puts	Output
Load	Inhibit	CIOCK	Serial	АН	Q _A	Q _B	Q _H
L	X	Х	Х	ah	а	b	h
Н	L	L	X	X	Q _{A0}	Q_{B0}	Q _{H0}
Н	L	↑	Н	X	Н	Q_{An}	Q_{Gn}
Н	L	↑	L	X	L	Q_{An}	Q_{Gn}
Н	Н	X	X	X	Q_{A0}	Q_{B0}	Q _{H0}

H = High Level (steady state), L = Low Level (steady state)

X = Don't Care (any input, including transitions)

^{↑ =} Transition from low-to-high level

a...h = The level of steady-state input at inputs A through H, respectively.

 $Q_{A0},\,Q_{B0},\,Q_{H0}\,=\,\text{The level of }Q_{A},\,Q_{B},\,\text{or }Q_{H},\,\text{respectively, before the indicated steady-state input conditions were established}.$

 Q_{An} , Q_{Gn} = The level of Q_A or Q_G , respectively, before the most recent \uparrow transition of the clock.

Absolute Maximum Ratings (Note)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage Input Voltage 7V Operating Free Air Temperature Range

DM54LS -55°C to +125°C DM74LS 0°C to +70°C -65°C to +150°C Storage Temperature Range

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Parameter	DM54LS165			DM74LS165			Units	
Зуппоп	Faiametei	Min	Nom	Max	Min	Nom	Max	Units	
V _{CC}	Supply Voltage	Supply Voltage		5	5.5	4.75	5	5.25	V
V _{IH}	High Level Input Voltage		2			2			V
V _{IL}	Low Level Input Voltage	Low Level Input Voltage			0.7			0.8	V
I _{OH}	High Level Output Current				-0.4			-0.4	mA
l _{OL}	Low Level Output Current				4			8	mA
f _{CLK}	Clock Frequency (Note 1)				30	0		25	MHz
f _{CLK}	Clock Frequency (Note 2)					0		20	MHz
t _W	Pulse Width	Clock	18			25			ns
	(Note 2)	Load	15			15			
t _{SU}	Setup Time	Parallel	10			10			
	(Note 6)	Serial	10			20			ns
		Enable	10			30			
	Shift		10			45			
t _H	Hold Time (Note 6)		5			0			ns
T _A	Free Air Operating Temperature		-55		125	0		70	°C

Electrical Characteristics over recommended operating free air temperature range (unless otherwise noted)

Symbol	Parameter	Conditions		Min	Typ (Note 3)	Max	Units
VI	Input Clamp Voltage	$V_{CC} = Min, I_I = -18 \text{ mA}$				-1.5	V
V _{OH}	V _{OH} High Level Output Voltage	V _{CC} = Min, I _{OH} = Max	DM54	2.5			V
		$V_{IL} = Max, V_{IH} = Min$	DM74	2.7	3.4		
V _{OL}	Low Level Output	$V_{CC} = Min, I_{OL} = Max$	DM54			0.4	
	Voltage	V _{IL} = Max, V _{IH} = Min	DM74		0.35	0.5	V
		$I_{OL} = 4 \text{ mA}, V_{CC} = \text{Min}$			0.25	0.4	
l _l	Input Current @ Max	$V_{CC} = Max, V_{I} = 7V (DM74)$ $V_{I} = 10V (DM54)$	Shift/Load			0.3	- mA
	Input Voltage		Others			0.1	
I _{IH} High Level II	High Level Input	$V_{CC} = Max$ $V_{I} = 2.7V$	Shift/Load			60	μΑ
	Current		Others			20	
	I _{IL} Low Level Input Current	$V_{CC} = Max$ $V_{I} = 0.4V$	Shift/Load			-1.2	- mA
			Others			-0.4	
los	Short Circuit Output Current	V _{CC} = Max (Note 4)	DM54	-20		-100	- mA
			DM74	-20		-100	
I _{CC}	Supply Current	V _{CC} = Max (Note 5)	•		21	36	mA

Note 1: C_L = 15 pF, R_L = 2 k Ω , T_A = 25°C and V_{CC} = 5V Note 2: C_L = 50 pF, R_L = 2 k Ω , T_A = 25°C and V_{CC} = 5V

Note 3: All typicals are at $V_{CC} = 5V$, $T_A = 25^{\circ}$ C.

Note 4: Not more than one output should be shorted at a time, and the duration should not exceed one second.


Note 5: With all outputs open, clock inhibit and shift/load at 4.5V, and a clock pulse applied to the CLOCK input, ICC is measured first with the parallel inputs at 4.5V, then again grounded.

Note 6: $T_A = 25^{\circ}C$ and $V_{CC} = 5V$.


Switching	Characteristics	at $V_{CC} = 5V$ and $T_A = 25^{\circ}C$


		From (Input) To (Output)	DM54LS C _L = 15 pF		DM74LS C _L = 15 pF		$\begin{aligned} & \text{DM74LS} \\ & \text{R}_{\text{L}} = 2 \text{k} \Omega \\ & \text{C}_{\text{L}} = 50 \text{pF} \end{aligned}$		Units
Symbol	Parameter								
			Min	Max	Min	Max	Min	Max	
f_{MAX}	Maximum Clock Frequency		25		25		20		MHz
t _{PLH}	Propagation Delay Time Low to High Level Output	Load to Any Q		30		35		37	ns
t _{PHL}	Propagation Delay Time High to Low Level Output	Load to Any Q		30		35		42	ns
t _{PLH}	Propagation Delay Time Low to High Level Output	Clock to Any Q		30		40		42	ns
t _{PHL}	Propagation Delay Time High to Low Level Output	Clock to Any Q		30		40		47	ns
t _{PLH}	Propagation Delay Time Low to High Level Output	H to Q _H	•	20		25		27	ns
t _{PHL}	Propagation Delay Time High to Low Level Output	H to Q _H		30		30		37	ns
t _{PLH}	Propagation Delay Time Low to High Level Output	H to Q _H		30		30		32	ns
t _{PHL}	Propagation Delay Time High to Low Level Output	H to Q _H		25		25		32	ns

Timing Diagram




TL/F/6399-3






Physical Dimensions inches (millimeters) (Continued)



16-Lead Molded Dual-In-Line Package (N) Order Number DM74LS165N NS Package Number N16E



16-Lead Ceramic Flat Package (W) Order Number DM54LS165W NS Package Number W16A

LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

- 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform, when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- 2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.



National Semiconductor

National Semiconducto Corporation 1111 West Bardin Road Arlington, TX 76017 Tel: 1(800) 272-9959 Fax: 1(800) 737-7018

National Semiconductor Europe

Fax: (+49) 0-180-530 85 86 Fax: (+49) U-18U-35U oo oo Email: onjwege tevm2.nsc.com Deutsch Tel: (+49) 0-180-530 85 85 English Tei: (+49) 0-180-532 78 32 Français Tel: (+49) 0-180-532 93 58 Italiano Tel: (+49) 0-180-534 16 80 National Semiconductor

Hong Kong Ltd.
13th Floor, Straight Block,
Ocean Centre, 5 Canton Rd. Tsimshatsui, Kowloon Hong Kong Tel: (852) 2737-1600 Fax: (852) 2736-9960

National Semiconductor Japan Ltd.
Tel: 81-043-299-2309
Fax: 81-043-299-2408