## 54LS109/DM54LS109A/DM74LS109A Dual Positive-Edge-Triggered J-K Flip-Flops with Preset, Clear, and Complementary Outputs

#### **General Description**


This device contains two independent positive-edge-triggered J- $\overline{K}$  flip-flops with complementary outputs. The J and  $\overline{K}$  data is accepted by the flip-flop on the rising edge of the clock pulse. The triggering occurs at a voltage level and is not directly related to the transition time of the rising edge of the clock. The data on the J and  $\overline{K}$  inputs may be changed while the clock is high or low as long as setup and hold times are not violated. A low logic level on the preset or

clear inputs will set or reset the outputs regardless of the logic levels of the other inputs.

#### **Features**

 Alternate Military/Aerospace device (54LS109) is available. Contact a National Semiconductor Sales Office/ Distributor for specifications

#### **Connection Diagram**



Order Number 54LS109DMQB, 54LS109FMQB, DM54LS109AJ, DM54LS109AW, DM74LS109AM or DM74LS109AN See NS Package Number J16A, M16A, N16E or W16A

#### **Function Table**

Inputs					Outputs		
PR	CLR	CLK	J	K	Q	Q	
L	Н	Х	Х	Χ	Н	L	
Н	L	Х	Х	Х	L	Н	
L	L	Х	Х	Х	H*	H*	
Н	Н	1 ↑	L	L	L	Н	
Н	Н	<b>1</b>	Н	L	Toggle $Q_0$		
Н	Н	1 ↑	L	Н	$Q_0$	$\overline{Q}_0$	
Н	Н	↑	Н	Н	Н	L	
Н	Н	L	Х	Χ	$Q_0$	$\overline{Q}_0$	

H = High Logic Level

L = Low Logic Level

X = Either Low or High Logic Level

 $\uparrow$  = Rising Edge of Pulse

 $^{*}=$  This configuration is nonstable; that is, it will not persist when preset and/or clear inputs return to their inactive (high) state.

 $\mathbf{Q}_0 = \mathsf{The}$  output logic level of  $\mathbf{Q}$  before the indicated input conditions were established.

Toggle = Each output changes to the complement of its previous level on each active transition of the clock pulse.

#### **Absolute Maximum Ratings (Note)**

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage 7V
Input Voltage 7V
Operating Free Air Temperature Range

Storage Temperature Range  $-65^{\circ}\text{C}$  to  $+150^{\circ}\text{C}$ 

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

### **Recommended Operating Conditions**

Symbol	Parameter		DM54LS109A			DM74LS109A			Units
			Min	Nom	Max	Min	Nom	Max	Units
V <sub>CC</sub>	Supply Voltage		4.5	5	5.5	4.75	5	5.25	V
V <sub>IH</sub>	High Level Input	Voltage	2			2			V
V <sub>IL</sub>	Low Level Input	Voltage			0.7			0.8	V
Гон	High Level Outpo	ut Current			-0.4			-0.4	mA
l <sub>OL</sub>	Low Level Output Current				4			8	mA
f <sub>CLK</sub>	Clock Frequency (Note 2)		0		25	0		25	MHz
f <sub>CLK</sub>	Clock Frequency (Note 3)		0		20	0		20	MHz
t <sub>W</sub>	Pulse Width (Note 2)	Clock High	18			18			ns
		Preset Low	15			15			
		Clear Low	15			15			
t <sub>W</sub>	Pulse Width (Note 3)	Clock High	25			25			ns
		Preset Low	20			20			
		Clear Low	20			20			
t <sub>SU</sub>	Setup Time (Notes 1 & 2)	Data High	30 ↑			30 ↑			- ns
		Data Low	20 ↑			20 ↑			
t <sub>SU</sub>	Setup Time (Notes 1 & 3)	Data High	35 ↑			35 ↑			ns
		Data Low	25 ↑			25 ↑			
t <sub>H</sub>	Hold Time (Note 4)		0 ↑			0 ↑			ns
T <sub>A</sub>	Free Air Operating Temperature		-55		125	0		70	°C

Note 1: The symbol ( ↑) indicates the rising edge of the clock pulse is used for reference.

Note 2:  $C_L=15$  pF,  $R_L=2$  k $\Omega$ ,  $T_A=25^{\circ}C$  and  $V_{CC}=5V$ .

Note 3:  $C_L = 50$  pF,  $R_L = 2$  k $\Omega$ ,  $T_A = 25$ °C and  $V_{CC} = 5V$ .

Note 4:  $T_A = 25^{\circ}C$  and  $V_{CC} = 5V$ .

Symbol	Parameter	Conditions		Min	Typ (Note 1)	Max	Units
VI	Input Clamp Voltage	$V_{CC} = Min, I_I = -18 \text{ mA}$				-1.5	V
V <sub>OH</sub>	High Level Output	$V_{CC} = Min, I_{OH} = Max$ $V_{IL} = Max, V_{IH} = Min$	DM54	2.5	3.4		V
	Voltage		DM74	2.7	3.4		
V <sub>OL</sub>	Low Level Output Voltage	$V_{CC} = Min, I_{OL} = Max$ $V_{IL} = Max, V_{IH} = Min$	DM54		0.25	0.4	V
			DM74		0.35	0.5	
		I <sub>OL</sub> = 4 mA, V <sub>CC</sub> = Min	DM74		0.25	0.4	
II	Input Current @ Max Input Voltage	$V_{CC} = Max$ $V_{I} = 7V$	J, K			0.1	mA
			Clock			0.1	
			Preset			0.2	
			Clear			0.2	
liн	High Level Input Current	$V_{CC} = Max$ $V_{I} = 2.7V$	J,K			20	- μΑ
			Clock			20	
			Preset			40	
			Clear			40	
I <sub>IL</sub>	Low Level Input Current	$V_{CC} = Max$ $V_I = 0.4V$	J, K	_		-0.4	mA
			Clock	_		-0.4	
			Preset			-0.8	
			Clear			-0.8	

# $\textbf{Switching Characteristics} \text{ at V}_{CC} = 5 \text{V and T}_{A} = 25 ^{\circ} \underline{\text{C (See Section 1 for Test Waveforms and Output Load)}}$

DM54

DM74

-20

-20

-100

-100

8

mΑ

mΑ

 $V_{CC} = Max$  (Note 2)

 $V_{CC} = Max (Note 3)$ 

Symbol	Parameter	From (Input) To (Output)					
			C <sub>L</sub> = 15 pF		C <sub>L</sub> = 50 pF		Units
			Min	Max	Min	Max	
f <sub>MAX</sub>	Maximum Clock Frequency		25		20		MHz
t <sub>PLH</sub>	Propagation Delay Time Low to High Level Output	Clock to Q or Q		25		35	ns
t <sub>PHL</sub>	Propagation Delay Time High to Low Level Output	Clock to Q or Q		30		35	ns
t <sub>PLH</sub>	Propagation Delay Time Low to High Level Output	Clear to Q		25		35	ns
t <sub>PHL</sub>	Propagation Delay Time High to Low Level Output	Clear to Q		30		35	ns
t <sub>PLH</sub>	Propagation Delay Time Low to High Level Output	Preset to Q		25		35	ns
t <sub>PHL</sub>	Propagation Delay Time High to Low Level Output	Preset to Q		30		35	ns

Note 1: All typicals are at  $V_{CC}=5V,\,T_A=25^{\circ}C.$ 

Short Circuit

**Output Current** 


Supply Current


los


 $I_{CC}$ 

Note 2: Not more than one output should be shorted at a time, and the duration should not exceed one second. For devices, with feedback from the outputs, where shorting the outputs to ground may cause the outputs to change logic state an equivalent test may be performed where V<sub>O</sub> = 2.25V and 2.125V for DM54 and DM74 series, respectively, with the minimum and maximum limits reduced by one half from their stated values. This is very useful when using automatic test equipment

 $\textbf{Note 3: } I_{CC} \text{ is measured with all outputs open, with CLOCK grounded after setting the Q and $\overline{Q}$ outputs high in turn.}$ 







16-Lead Ceramic Flat Package Order Number 54LS109FMQB or DM54LS109AW NS Package Number W16A

#### LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

- 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform, when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- 2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.



**National Semiconductor** 

National Semiconducto Corporation 1111 West Bardin Road Arlington, TX 76017 Tel: 1(800) 272-9959 Fax: 1(800) 737-7018

**National Semiconductor** Europe

Fax: (+49) 0-180-530 85 86 Fax: (+49) 0-180-530 85 86 Email: cnjwge@tevm2.nsc.com Deutsch Tel: (+49) 0-180-530 85 85 English Tel: (+49) 0-180-532 78 32 Français Tel: (+49) 0-180-532 35 Italiano Tel: (+49) 0-180-534 16 80 **National Semiconductor** Hong Kong Ltd.
13th Floor, Straight Block,
Ocean Centre, 5 Canton Rd. Tsimshatsui, Kowloon Hong Kong Tel: (852) 2737-1600 Fax: (852) 2736-9960

National Semiconductor Japan Ltd.
Tel: 81-043-299-2309
Fax: 81-043-299-2408