EE 3381: Microprocessors and Embedded Systems

SOLUTIONS to Spring 2015 Second Exam (April 16, 2015)

Instructions: Read carefully before beginning.

- The time for this exam is 1 hour and 20 minutes.
- You may only refer to the ARM Instruction Set Quick Reference Card. You may NOT use your textbooks, lecture notes, lab assignments, lab solutions, a computer, or phone.
- During the exam, you may not contact Professor Camp, even for clarifications: Interpret problems as best as you can and explain your interpretations/assumptions.
- Write your answers on the exam pages provided, using front and back if needed. There is an additional page at the end of the exam for reference that may be used for scratch work, if necessary.
- This exam is covered by the SMU Honor Code. Please sign the following pledge: On my honor, I have neither given nor received any unauthorized aid on this examination.
- Good luck!

Signature:	
Name (Printed):	

Problem	Score	Total Possible	
1	10		
2		6	
3		10	
4		14	
5		20	
6		20	
7		20	
Total		100	

1. (10 pts) Block Store. Assume that memory and registers r0 through r3 appear as follows:

Address	Value	Register	Value
0x9000	0x <u>same</u>	r0	0x13
0x9004	0x_0x00000013_	r1	0xFFFFFFFF
0x9008	0x_0xFFFFFFFF	r2	0xEEEEEEEE
0x900C	0x_0xEEEEEEEE	r3	0x9010
0x9010	0x_0x0000910_	SP	0x9010

Change the memory and register contents after executing the following instruction:

2. (6 pts) What stack convention is used in the previous question? full ascending

- 3. (10 pts) **Saving/Restoring State.** Describe how the interrupting mode (e.g., IRQ or FIQ) saves and restores the current program state before the interrupt occurs. For full credit, use the following terms (CPSR, SPSR, stack, push, pop, LR, and PC).
 - The CPSR should be stored in the SPSR of the interrupting mode.
 - The PC-4 (next address after just executed instruction) should be stored in the LR of the interrupting mode.
 - All registers used in the interrupt handler should be pushed onto the stack at the beginning of the handler and popped back off the stack at the end of the handler.
 - The LR should be popped off into the PC so that control is returned back to the next instruction after the last completed when the interrupt occurred.

4. (14 pts) **Interpret the Code.** Read the following code and change the data regions (*data1* and *data2*) according to how the code will modify those regions' data members after the code executes.

```
AREA
              Prob4, CODE, READONLY
       EQU
num
               22
       ENTRY
start
       LDR
              r0, =data1
              r1, =data2
       LDR
       MOV
              r2, #num
              r3, [r0], #4
sub1
       LDR
              r3, r3, LSL #1
       MOV
       STR
              r3, [r1], #4
       SUBS
              r2, r2, #1
       BNE
               sub1
       LDR
              r0, =data1
       MOV
              r2, #num
       SUB
              r1, r1, #4
              r3, [r1], #-4
sub2
       LDR
       MOV
              r3, r3, LSL #1
              r3, [r0], #4
       STR
       SUBS
              r2, r2, #1
       BNE
               sub2
Done
       В
              Done
       AREA
              Block, DATA, READWRITE
              36, 12, 4, 28, 4, 36, 12, 28, 12, 4
data1
       DCD
       DCD
               28, 4, 36, 12, 36, 28, 12, 4, 28, 20
       DCD
              12, 8
data2
       DCD
              4, 6, 10, 14, 2, 6, 14, 18, 6, 18
              2, 14, 2, 6, 14, 6, 18, 2, 14, 2
       DCD
       DCD
              6, 18
       END
```

5. (20 pts) Pass By Stack. Write the division routine below as a subroutine that uses empty descending stacks. Pass the subroutine arguments to and from the subroutine using the stack. Use a dividend of 35 and divisor of 5. For full credit, you must compute the offsets to and from the parameters begin passed and you may not use ED for empty descending but need to use the following four options instead: IA, IB, DA, DB.

The following is the original code. Fill in the blanks to pass the parameters by stack.

```
AREA
                   Division, CODE, READONLY
STACKBASE
           EQU
                   0x40000000
                                      ; EQU for initial location of stack
RESULTHERE EQU
                   0x99999900
                                      ; EQU for result location after subroutine
Rcnt
           RN
                   0
                                      ; assign r0 to Rcnt
Ra
           RN
                   1
                                      ; assign r1 to Ra (dividend)
                   2
                                      ; assign r2 to Rb (divisor)
Rb
           RN
                   3
           RN
                                      ; assign r3 to Rc (result)
Rc
                   4
                                      ; assign r4 to Rd (remainder)
Rd
           RN
           ENTRY
                                     ; Set up stack pointer; Set value of 35 for dividend (Ra)
           LDR
                   SP, =STACKBASE
                   Ra, #35_____
_____MOV
                   Rb, #5_____ ; Set value of 5 for divisor (Rb)
_____STMDA
                   SP!, {Ra, Rb}____
                                    ; Put both on stack
____BL
                   Division_____ ; Call Division subroutine
____LDMIB
                   SP!, {Rc, Rd}____
                                     ; Load result and remainder from stack
____LDR
                   R5, =RESULTHERE__
                                    ; Point to RESULTHERE
____STMxx
                   R5, {Rc, Rd}____
                                    ; Store result, then remainder in RESULTHERE
          В
                                     ; End program
Done
                   Done
          STMDA
Division
                   SP!, {Rcnt, LR}__ ; Save off scratch/link registers
____LDR
                   Ra, [SP, 0xC]___ ; Load dividend from stack
                   Rb, [SP, 0x10]___ ; Load divisor from stack
____LDR
          VOM
                                     ; Bit to control the division
                   Rcnt, #1
                   Rb, #0x8000000
Div1
           CMP
                                    ; move Rb until greater than Ra
           CMPCC
                   Rb, Ra
           MOVCC
                   Rb, Rb, LSL #1
                   Rcnt, Rcnt, LSL #1
           MOVCC
           BCC
                   Div1
           MOV
                   Rc, #0
Div2
           CMP
                   Ra, Rb
                                      ; Test for possible subtraction
           SUBCS
                   Ra, Ra, Rb
                                      ; Subtract if OK
           ADDCS
                   Rc, Rc, Rcnt
                                     ; Put relevant bit into result
           MOVS
                   Rcnt, Rcnt, LSR #1; Shift control bit
                                     ; Halve unless finished
           MOVNE
                   Rb, Rb, LSR #1
                  Div2
           BNE
                                      ; Result into Rc, remainder in Ra
                   Rd, Ra
                                      ; Now remainder is in Rd
           MOV
 ____STR
                   Rc, [SP,0xC]____ ; Store result (Rc) at bottom of stack-4
____STR
                   Ra, [SP,0x10]___ ; Store remainder (Rd) at bottom of stack
____LDMIB
                   SP!, {Rcnt,PC}___ ; Restore scratch registers and PC
           FND
```

6. (20 pts) **Exception Handling.** Consider the following reset and undefined handler that was used in your book to define an instruction called ADDSHIFT. The ADDSHIFT instruction added r0 to Rm (a register between r0 and r7 described in the instruction) and left shifts the result by 5. The current behavior can be described as r0 = (r0 + Rm) << 5.

```
; Area Definition and Entry Point
               AREA
                           AddShiftDefined, CODE
               EQU
SRAM_BASE
                           0x4000
                                                ; start of RAM
Mode_UND
               EQU
                           0x1B
               EQU
Mode_SVC
                           0x13
I_Bit
               EQU
                           0x80
F_Bit
               EQU
                           0x40
               ENTRY
; Exception Vectors
                           PC, Reset_Addr
Vectors
               LDR
               LDR
                           PC, Undef_Addr
               LDR
                           PC, SWI_Addr
                           PC, PAbt_Addr
               LDR
               LDR
                           PC, DAbt_Addr
               NOP
                                                ; Reserved Vector
                           PC, IRQ_Addr
               LDR
FIQHandler
                ; do something important
               SUBS
                           PC, LR, #4
                                                ; return to main program
Reset_Addr
               DCD
                           ResetHandler
Undef_Addr
               DCD
                           UndefHandler
SWI_Addr
               DCD
                           SWIHandler
PAbt_Addr
               DCD
                           PAbtHandler
DAbt_Addr
               DCD
                           DAbtHandler
               DCD
IRQ_Addr
               DCD
                           IRQHandler
SWIHandler
                           SWIHandler
               B
PAbtHandler
                           PAbtHandler
               В
DAbtHandler
               В
                           DAbtHandler
IRQHandler
               В
                           IRQHandler
ResetHandler
; Undefined Instruction test
; 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
    CC = AL
                       0P
                                    | Rn = 0
                                                | Rd = 0
                                                            |Not Used
; At the beginning of time (after reboot), set up a stack pointer in UNDEF mode
; since we know our simulation will hit an undefined instruction
                           CPSR_c, #Mode_UND:OR:I_Bit:OR:F_Bit
               MSR
               LDR
                           SP, =SRAM_BASE+80
                                                ; Initialize stack pointer
               MSR
                           CPSR_c, #Mode_SVC:OR:I_Bit:OR:F_Bit
                           r0, #124
               MOV
                                                ; Put test data in r0
                           r4, #0x8B
               MOV
                                                ; Put test data in r4
ADDSHFTr0r0r4
                           0x77F00FF4
                                                ; r0 = (r0 + r4) LSL #5
               DCD
                           r0, #124
               VOM
                                                ; Put test data in r0
               VOM
                           r5, #0x9F
                                                ; Put test data in r5
ADDSHFTr0r0r5
               DCD
                           0x77F00FF5
                                                ; r0 = (r0 + r5) LSL #5
Stop
               В
                           Stop
```

```
UndefHandler
                STMFD
                            SP!, {r0-r12,LR}
                                                  ; Save workspace & LR to stack
                MRS
                            r0, SPSR
                                                  ; Copy SPSR to r0
                STR
                            r0, [SP, #-4]!
                                                  ; Save SPSP to stack
                LDR
                            r0, [LR, #-4]
                                                  ; r0 = 32-bit undefined instruction
                BIC
                            r2, r0, #0xF00FFFFF
                                                 ; clear out all but opcode bits
                                                  ; r2 = opcode for LargeSub
                            r2, #0x07F00000
                TEQ
                BLEQ
                            ADDSHIFTInstruction
                                                 ; if a valid opcode, handle it
                   ; otherwise, look for other undefined instructions here...
                LDR
                            r1, [sp], #4
                                                  ; Restore SPSR to r1
                MSR
                            SPSR_cxsf, r1
                                                  ; Restore SPSR
                LDMFD
                            SP!, {r0-r12,PC}^
                                                  : Return after undefined instructions
ADDSHIFTInstruction
                BIC
                            r3, r0, #0xFFFFFFF0 ; mask out all bits except Rm
                ADD
                            r3, r3, #1
                                                  ; bump past the SPSR on the stack
                LDR
                            r0, [sp, #4]
                                                  ; grab r0 from the stack
                            r3, [sp, r3, LSL #2]; use the Rm field as an offset
                LDR
                ADD
                            r0, r0, r3
                                                  ; calculate r0+Rm
                VOM
                            r0, r0, LSL #5
                                                  ; r0 = (r0+Rm) << 5
                STR
                            r0, [sp, #4]
                                                  ; store r0 back on the stack
                MOV
                            pc, lr
                END
```

Make inline changes to the code to reflect the following new definition for SUBSHIFT instruction. Bits 19-16 of the instruction will represent the first operand Rn (instead of always being r0). Bits 15-12 of the instruction will represent the destination Rd (instead of always being r0). Finally, r12 will represent the amount of shifts (instead of always being 5) and the shifts will be towards the right instead of towards the left. Thus, the SUBSHIFT instruction would have the following more general behavior $Rd = (Rn-Rm) \gg r12$.

```
SUBSHIFTInstruction
                BIC
                            r3, r0, #0xFFFFFFF0
                                                  ; mask out all bits except Rm
                ADD
                            r3, r3, #1
                                                  ; bump past the SPSR on the stack
                BIC
                            r4, r0, #0xFFF0FFFF
                                                  ; mask out all bits except Rn
                            r4, r4, LSR #16
                                                  ; right shift nibble to be valid value
                MOV
                ADD
                            r4, r4, #1
                                                  ; bump past the SPSR on the stack
                BIC
                            r5, r0, #0xFFFF0FFF
                                                  ; mask out all bits except Rd
                            r5, r5, LSR #12
                MOV
                                                  ; right shift nibble to be valid value
                ADD
                            r5, r5, #1
                                                  ; bump past the SPSR on the stack
                LDR
                            r3, [sp, r3, LSL #2]; use the Rm field as an offset
                LDR
                            r4, [sp, r4, LSL #2]; use the Rn field as an offset
                SUB
                            r0, r4, r3
                                                  ; calculate Rn-Rm
                MOV
                            r0, r0, LSR r12
                                                  ; r0 = (Rn-Rm) >> r12
                            r0, [sp, r5, LSL #2]; store r0 back on the stack at Rd
                STR
                MOV
                            pc, lr
                END
```

7. (20 pts) **Interfacing.** Fill in the following code that will configure the D/A converter that we discussed in class. Also, use the D/A to output the following set of oven temperatures on the AOUT pin: 325, 450, 500, 350, 375.

```
AREA
                 DtoA, CODE, READONLY
PINSEL1
         EQU
                 0xE002C004
DACREG
         EQU
                 0xE006C000
         ENTRY
         LDR
                 rO, =PINSEL1_____; point to pin select 1 address (0xE002C004)
main
____LDR
                 r1, [r0]_____ ; read, modify, write the value so that:
____LDR
                 r2, =0x000C0000____ ; bits 19:18 are 1
                 r1, r1, r2_____ ; other bits must remain unchanged
____BIC
                 r1, r1, r2_____
____ORR
____STR
                 r1, [r0]_____
____LDR
                 r1, =temps_____ ; point to the temperature values
_____MOV
                 r3, #0_____; loop: look up the temperature values
                 r2, [r2, r3]____ ; recall that the DAC register uses bits 15:6
loop
         LDR
                 r2, r2, LSL #6____ ; left shift the looked up temp to 15:6
_____MOV
                 rO, =DACREG_____
____LDR
                                   ; point to the DAC register (0xE006C000)
____STR
                 r2, [r0]_____
                                   ; write each temperature to the DAC
                 r3, r3, #2_____
                                   ; loop until done
_____ADD
                                   ; exact number of lines may differ
_____CMP
                 r3, #8_____
____BNE
                 loop_____
done
         В
                 325, 450, 500, 350, 375
temps
         DCW
```