EE 3381: Microprocessors and Embedded Systems SOLUTIONS to Spring 2012 Second Exam (April 24, 2012)

Instructions: Read carefully before beginning.

- The time for this exam is 1 hour and 20 minutes.
- You may only refer to the ARM Instruction Set Quick Reference Card. You may NOT use your textbooks, lecture notes, lab assignments, lab solutions, a computer, or phone.
- During the exam, you may not contact Professor Camp, even for clarifications: Interpret problems as best as you can and explain your interpretations/assumptions.
- Write your answers on the exam pages provided, using front and back if needed. There is an additional page at the end of the exam for reference that may be used for scratch work, if necessary.
- This exam is covered by the SMU Honor Code. Please write and sign the following pledge: On my honor, I have neither given nor received any unauthorized aid on this examination.
- Good luck!

PLEDGE:

Signature:	 _
Name (Printed):	

Problem	Score	Total Possible
1		10
2		10
3		6
4		14
5		20
6		20
7		20
Total		100

- 1. (10 pts) Translate the following conditions into a single ARM instruction (a condition flag state table is on the last page for your reference):
 - a. Multiply registers r7 and r12, putting the results in register r3 only if C is set and Z is clear.

b. Compare registers r6 and r8 only if Z is clear.

2. (10 pts) Assume that memory and registers r0 through r3 appear as follows:

Address	Value	Register	Value
0x8010	0x00000001	r0	0x13
0x800C	0xFEEDDEAF	r1	0xFFFFFFFF
0x8008	0x00008888	r2	0xEEEEEEEE
0x8004	0x12340000	r3	0x8000
0x8000	0xBABE0000	-	-

Describe the memory and register contents after executing the instruction

Memory contents stay the same. r0 = 0xBABE0000, r1 = 0x12340000, r2 = 0x00008888, r3 = 0x0000800C

3. (6 pts) What mode or modes does the processor have to be in to move the contents of the SPSR to the CPSR?

Any privileged mode.

4. (14 pts) Read the following code and describe what it does. Do not simply interpret line for line, but rather come up with the big picture of the operation the code performs.

```
Prob4, CODE, READONLY
       AREA
       EQU
num
       ENTRY
      LDR
              r0, =Values
start
       LDR
              r1, =Temp
       MOV
              r2, #num
              r3, [r0], #4
sub1
       LDR
              r3, [r1], #4
       STR
       SUBS
              r2, r2, #1
       BNE
              sub1
              r0, =Values
       LDR
       MOV
              r2, #num
       SUB
              r1, r1, #4
sub2
              r3, [r1], #-4
       LDR
              r3, [r0], #4
       STR
       SUBS
              r2, r2, #1
       BNE
              sub2
Done
       В
              Done
              Block, DATA, READWRITE
       AREA
              1, 2, 4, 5, 6, 7, -8, 11, 23, 5
Values DCD
              4, 5, 6, 2, 3, 4, 5, 13, 45, 7
       DCD
       DCD
              0, 0, 0, 0, 0, 0, 0, 0, 0
Temp
       DCD
       DCD
              0, 0, 0, 0, 0, 0, 0, 0, 0
       DCD
              0,0
       END
```

What does this code do?

This routine reverses the order of words in a block of memory.

5. (20 pts) Write the division routine below as a subroutine that uses full descending stacks. Pass the subroutine arguments using the stack, and pass the parameters via the stack in such a way where 142 is being divided by 7. For full credit, you may not use FD in the STM/LDM commands, but rather: IA, IB, DA, or DB.

The following is the original code, to be changed to passing on the stack.

```
Division, CODE, READONLY
         AREA
STACKBASE EQU
                 0x40000000_____ ; EQU for initial location of stack
Rcnt
         RN
                 0
                                    ; assign r0 to Rcnt
Ra
         RN
                 1
                                    ; assign r1 to Ra (dividend)
R.b
         R.N
                 2
                                    ; assign r2 to Rb (divisor)
Rc
         RN
                 3
                                    ; assign r3 to Rc (result)
                 4
                                    ; assign r4 to Rd (remainder)
Rd
         RN
         ENTRY
____LDR
                 sp, =STACKBASE____ ; Set up stack pointer
                 Ra, =142_____ ; Set value for dividend (Ra)
____LDR
                 Rb, =7_____; Set value for divisor (Rb)
____LDR
____STMDB
                 sp!, {Ra,Rb}____ ; Put both on stack
                 Division_____ ; Call Division subroutine
____BL
____LDMIA
                 sp!, {Rc,Rd}____ ; Pop result/remainder into Rc/Rd
         В
                 Done_____
Done
                                   ; End program after subr. call
                 sp!, {Rcnt,Ra,Rb,Rc,lr}_; Save off scratch/link registers
Division STMDB
_____LDR
                 Ra, [sp, #0x14]__ ; Load dividend from stack
                                   ; Load divisor from stack
____LDR
                 Rb, [sp, #0x18]__
         MOV
                 Rcnt, #1
                                    ; Bit to control the division
Div1
         CMP
                 Rb, #0x80000000
                                   ; move Rb until greater than Ra
                 Rb, Ra
         CMPCC
         MOVCC
                 Rb, Rb, LSL #1
         MOVCC
                 Rcnt, Rcnt, LSL #1
         BCC
                 Div1
         MOV
                 Rc, #0
Div2
         CMP
                 Ra, Rb
                                    ; Test for possible subtraction
         SUBCS
                 Ra, Ra, Rb
                                    ; Subtract if OK
                                    ; Put relevant bit into result
         ADDCS
                 Rc, Rc, Rcnt
                 Rcnt, Rcnt, LSR #1 ; Shift control bit
         MOVS
                 Rb, Rb, LSR #1
         MOVNE
                                    ; Halve unless finished
         BNE
                 Div2
                                    ; Result currently in Rc, remainder in Ra
____STR
                 Rc, [sp, #0x14]__
                                   ; Store result into second to last word of stack
____STR
                 Ra, [sp, #0x18]__
                                    ; Store remainder into last word of stack
____LDMIA
                 sp!, {Rcnt,Ra,Rb,Rc,pc]_; Restore scratch registers and PC
         END
```

Fill in the blanks above to complete the code.

6. (20 pts) Write a SWI handler that accepts the number 0xACE. When the handler sees this value, it should reverse the nibbles in register r7. The SWI exception handler should examine the actual SWI instruction in memory to determine its number. Be sure to set up a stack pointer in supervisor mode before handling the exception.

Format for the code:

- Any EQU statements to initialize RAM, mode, or I/F bits
- Enter supervisor mode
- Initialize stack pointer in supervisor mode
- In handler, store off relevant registers and SPSR to stack
- Get SWI number and check to see if it equals 0xACE
- If so, call the subroutine to reverse nibbles
- Implement reverse nibbles
- When subroutine completes, it returns to handler main body
- Restore SPSR and registers

```
RAMSTART
             EQU
                   0x40000000
                                   ; Start of RAM
Mode_SVC
             EQU
                   0x13
                                   ; Bits for Supervisor Mode
I_Bit
             EQU
                   08x0
                                   ; When I bit is set, IRQ is disabled
F_Bit
             EQU
                                   ; When F bit is set, FIQ is disabled
                   0x40
                   CPSR_c, #Mode_SVC:OR:I_Bit:OR:F_Bit
             MSR
              ; enter Supervisor Mode
             LDR
                   sp, =RAMSTART ; Setup Supervisor stack pointer
SWI_Handler
             STMFD sp!, {r0-r3,r7,lr}
                                        ; Store off stack registers
             MOV
                                         ; Set pointer to parameters
                   r1, sp
             MRS
                   r0, SPSR
                                         ; Get SPSR
             STMFD sp!, {r0}
                                         ; Store it on the stack
             LDR
                   r0, [lr, #-4]
                                         ; Get SWI instruction
             BIC
                   r0, r0, #0xFF000000 ; Extract potential 0xACE
             LDR
                   r2, =0xACE
             CMP
                   r0, r2
                                         ; Is the SWI number OxACE?
             BLEQ ReverseR7
             LDMFD sp!, {r1}
                                         ; Restore SPSR from stack
             MSR
                   SPSR_csxf, r1
             LDMFD sp!, {r0-r3,r7,pc}^
                                        ; Restore registers and return
ReverseR7
             LDR
                   r1, =32
                                         ; 32-bit register bit counter
             VOM
                   r2, #0
                                         ; r2 = result (will be r0)
             AND
                                         ; r3 = current LSB of reg reserved
Loop
                   r3, r7, #1
             ADD
                   r2, r3, r2, LSL #1
                                         ; Shift left 1, result LSB is r3
             MOV
                   r7, r7, LSR #1
                                         ; New LSB of reg to be reversed
             SUBS r1, r1, #1
                                         ; Loop 32 times
                   Loop
             BNE
             VOM
                   pc, lr
                                         ; Return from subroutine
```

7. (20 pts) The following code will configure the UART and put one byte into the UART for transmitting. Rewrite the following code (by changing it only where necessary) for using full descending stacks. To receive full credit, do not use FD with the stores and loads, but rather the appropriate increment before (IB), increment after (IA), decrement before (DB), or decrement after (DA). Also, change the UART transmission to 6 bits, with even parity, and two stop bits.

```
UARTDm, CODE, READONLY
           AREA
PINSELO
           EQU
                     0xE002C000
                                          ; Controls the function of the pins
UOSTART
           EQU
                     0xE000C000
                                          ; Start of UARTO registers
LCR0
           EQU
                     0xC
                                          ; Line control register for UARTO
LSR0
           EQU
                     0x14
                                          ; Line status register for UARTO
                     0x40000000
                                          ; Start of onboard RAM for 2104
RAMSTART
           EQU
           ENTRY
start
           LDR
                     sp, =RAMSTART
                                          ; Set up stack pointer
           BL
                    UARTConfig
                                          ; Initialize/configure UARTO
           LDR
                    r1, =CharData
                                          ; Starting address of characters
Loop
           LDRB
                    r0, [r1], #1
                                          ; Load character, increment address
           CMP
                    r0, #0
                                          : Null terminated?
           BLNE
                    Transmit
                                          ; Send character to UART
                                          ; Continue if not a '0'
           BNE
                    Loop
Done
           В
                    Done
                                          ; Otherwise, we're done
```

- ; Subroutine UARTConfig
- ; Configures the I/O pins first and sets up the UART control register.
- ; The parameters are NOW SET TO 6 BITS, EVEN PARITY, and 1 STOP BITS. UARTConfig

```
->
           STMDB
                     sp!, {r5, r6, lr}
           LDR
                    r5, =PINSELO
                                          ; Base address of register
           LDR
                    r6, [r5]
                                          ; Get contents
           BIC
                    r6, r6, #0xF
                                          ; Clear out lower nibble
           ORR
                                          ; Sets P0.0 to Tx0 and P0.1 to Rx0
                    r6, r6, #0x5
           STR
                    r6, [r5]
                                          ; Read/Modify/Write back to register
           LDR
                    r5, =UOSTART
->
           VOM
                    r6, #0x9D
                                          ; SET 6 BITS, EVEN PARITY, 2 STOP
                                          ; Write control byte to LCR
           STRB
                    r6, [r5, #LCR0]
           VOM
                    r6, #0x61
                                          ; 9600 baud @15MHz VPB clock
           STRB
                    r6, [r5]
                                          ; Store control byte
           VOM
                    r6, #1D
                                          ; SET DLAB = 0
->
                    r6, [r5, #LCR0]
                                          ; Tx and Rx buffers set up
           STRB
->
           LDMIA
                     sp!, {r5,r6,pc}
```

```
; Subroutine Transmit
```

; This routine puts one byte into the UART for transmitting.

```
Transmit
->
           STMDB
                    sp!, {r5, r6, lr}
                    r5, =UOSTART
           LDR
                   r6, [r5, #LSR0]
wait
           LDRB
                                       ; Get status of buffer
                    r6, #0x20
                                        ; Buffer empty?
           CMP
                    wait
                                        ; Spin until buffer's empty
           BEQ
           STRB
                    r0, [r5]
->
           LDMIA
                    sp!, {r5, r6, pc}
CharData
           DCB
                    "Watson. Come quickly!", 0
           END
```