

# **CUDA Performance Tuning Memory Optimization**





Hans Henrik Brandenborg Sørensen


**DTU Computing Center** 

**DTU** Compute

<hhbs@dtu.dk>







#### Overview



- Coalesced memory accesses
  - Continues in memory
  - Misaligned memory
  - Strided in memory
- Transpose example (cont.)
- Synchronization
  - Barriers
- Atomic operations
  - Avoiding barriers

## Always start here



Minimize memory accesses

2 Maximize use of fast memory





"Perhaps the single most important performance consideration in programming for CUDA-capable GPU architechtures is the coalescing of global memory accesses.", CUDA Best Practices, ch. 6.2.1



Coalesced access



Coalesced access

- Transactions are coalesced per warp
  - The concurrent accesses of the threads in a warp will coalesce into a number of transactions equal to the number of cache lines necessary to service all threads



Coalesced access

- Transactions are coalesced per warp
  - The concurrent accesses of the threads in a warp will coalesce into a number of transactions equal to the number of cache lines necessary to service all threads
- Cache lines
  - L1: 128-byte segments
  - L2: 32-byte segments




#### Coalesced access

- Transactions are coalesced per warp
  - The concurrent accesses of the threads in a warp will coalesce into a number of transactions equal to the number of cache lines necessary to service all threads
- Cache lines
  - L1: 128-byte segments
  - L2: 32-byte segments
- The fewer transactions the better
  - Less bandwidth wasted / less cache space wasted!

### Coalesced access patterns




- All threads access one 128B segment
  - □ 32 x 4-byte words (float) = 128B L1 cache line



### Coalesced access patterns



- All threads access one 128B segment
  - □ 32 x 4-byte words (float) = 128B L1 cache line




- □ Also ok for cc >= 2.0, if
  - Some threads request the same word
  - Some threads request no data
  - Accesses by threads in the warp are permuted

### Misaligned access patterns




- All threads access a misaligned 128B segment
  - □ 32 x 4-byte words (float) = 128B L1 cache line



#### Misaligned access patterns



- All threads access a misaligned 128B segment
  - □ 32 x 4-byte words (float) = 128B L1 cache line




- $\square$  For cc >= 2.0,
  - Default L1 caching of both 128B cache line
  - If excess data is to be used shortly,
    - ...not a problem with two 128B transactions
    - ...otherwise; bandwidth wasted, cache lines wasted!

#### Effects of misaligned accesses



M2090 Theoretical bandwidth 177 GB/s



Approx. 20% reduction in achieved bandwidth due to misalignment


```
__global__ void offsetCopy(float *odata, float* idata, int offset)
{
   int xid = blockIdx.x * blockDim.x + threadIdx.x + offset;
   odata[xid] = idata[xid];
}
```

### Strided access patterns



Adjacent threads accessing memory with a stride






Two 128-byte transaction

## Strided access patterns



Adjacent threads accessing memory with a stride






Two 128-byte transaction

- $\Box$  For cc >= 2.0,
  - If excess data is to be used shortly,
    - ...not a problem strided access
    - ...otherwise; bandwidth wasted, cache lines wasted!

#### Effects of strided accesses



M2090 Theoretical bandwidth 177 GB/s



A stride of 2 results in only 50% load/store efficiency.

The problem becomes worse as the stride increases.


```
__global__ void strideCopy(float *odata, float* idata, int stride)
{
   int xid = (blockIdx.x * blockDim.x + threadIdx.x)*stride;
   odata[xid] = idata[xid];
}
```

## Example: Matrix in C




Row major storage

M <sub>0,0</sub>	M <sub>1,0</sub>	M <sub>2,0</sub>	M <sub>3,0</sub>
M <sub>0,1</sub>	M <sub>1,1</sub>	M <sub>2,1</sub>	M <sub>3,1</sub>
M <sub>0,2</sub>	M <sub>1,2</sub>	M <sub>2,2</sub>	M <sub>3,2</sub>
M <sub>0,3</sub>	M <sub>1,3</sub>	M <sub>2,3</sub>	$M_{3,3}$



## Example: Matrix in C







## Example: Matrix in C



Access direction in Kernel code





From David Kirk/NVIDIA and Wen-mei W. Hwu 02614 – High Performance Computing



## Transpose example

## Transpose example



■ How well are we doing?

Version	v1 serial	v2 per row	v3 per elm
Time [ms]	2522	4.38	1.53

## Transpose example



- How well are we doing?
  - □ Theoretical peak bandwidth = 288 GB/s
  - □ Achieved bandwidth = 2 \* N<sup>2</sup> \* 8 / 10<sup>9</sup> / runtime
  - □ DRAM utilization: 100 % \* (Achieved / Peak)

Version	v1 serial	v2 per row	v3 per elm
Time [ms]	2522	4.38	1.53
DRAM utilization	< 0.1 %	10.5 %	30.1 %

## Transpose example (v3 per elm)



#### Why are we not doing better?

```
// Kernel to be launched with one thread per element of A
__global__
void transpose_per_elm(double *A, double *At)
{
    // 2D thread indices defining row and col of element
    int j = blockIdx.x * blockDim.x + threadIdx.x;
    int i = blockIdx.y * blockDim.y + threadIdx.y;

At[j + i*N] = A[i + j*N]; // At(j,i)=A(i,j)
}
```


## Transpose example (v3 per elm)



#### Why are we not doing better?

```
// Kernel to be launched with one thread per row of A
global
void transpose per elm(double *A, double *At)
  // 2D thread indices defining row and col of element
   int j = blockIdx.x * blockDim.x + (threadIdx.x)
   int i = blockIdx.y * blockDim.y + threadIdx.y;
  At[j + i*N] = A[i + j*N]; // At(j,i) = A(i,j)
   Coalesced Strided
     writes reads
```





 We read a block from A into shared mem (coalesced) and write from shared mem to At (coalesced)



```
// Kernel to be launched with one thread per element of A
 global
void transpose smem(double *A, double *At)
   // 2D thread indices defining row and col of elements
   int | = blockIdx.x * blockDim.x + threadIdx.x;
   int i = blockIdx.y * blockDim.y + threadIdx.y;
   int jt = blockIdx.x * blockDim.x + threadIdx.y;
   int it = blockIdx.y * blockDim.y + threadIdx.x;
   shared double smem[K][K];
   smem[threadIdx.y][threadIdx.x] = A[it + jt*N];
   syncthreads();
  At[j + i*N] = smem[threadIdx.x][threadIdx.y];
```



```
$ nvprof --print-qpu-summary ./transpose qpu
==23164== Profiling application: ./transpose gpu
==23164== Profiling result:
                     Calls
Time(%)
            Time
                                           Min
                                                     Max
                                                         Name
                                 Avq
 67.06% 98.992ms
                            989.92us 986.83us
                                                992.46us
                                                          transpose smem(double*, double*)
                       100
18.81% 27.771ms
                            27.771ms 27.771ms 27.771ms
                                                          [CUDA memcpy DtoH]
13.90% 20.523ms
                         1 20.523ms 20.523ms 20.523ms
                                                          [CUDA memcpy HtoD]
 0.22% 331.49us
                         1 331.49us 331.49us 331.49us
                                                          [CUDA memset]
$
```

Version	v1 serial	v2 per row	v3 per elm	v4 smem
Time [ms]	2522	4.38	1.53	0.98
DRAM utilization	< 0.1 %	10.5 %	30.1 %	47.0 %



```
// Kernel to be launched with one thread per element of A
 global
void transpose smem(double *A, double *At)
   // 2D thread indices defining row and col of elements
   int j = blockIdx.x * blockDim.x + threadIdx.x;
   int i = blockIdx.y * blockDim.y + threadIdx.y;
   int jt = blockIdx.x * blockDim.x + threadIdx.y;
   int it = blockIdx.y * blockDim.y + threadIdx.x;
   shared double smem[K][K];
   smem[threadIdx.y][threadIdx.x] = A[i] + j*N];
   syncthreads();
  At[jt + it*N] = smem[threadIdx.x][threadIdx.y];
```



```
$ nvprof --print-qpu-summary ./transpose qpu
==23164== Profiling application: ./transpose gpu
==23164== Profiling result:
            Time
                     Calls
Time(%)
                                           Min
                                                     Max
                                                         Name
                                 Avq
 67.06% 98.992ms
                            989.92us 986.83us
                                                992.46us
                                                          transpose smem(double*, double*)
                       100
18.81% 27.771ms
                            27.771ms 27.771ms 27.771ms
                                                          [CUDA memcpy DtoH]
13.90% 20.523ms
                         1 20.523ms 20.523ms 20.523ms
                                                          [CUDA memcpy HtoD]
 0.22% 331.49us
                         1 331.49us 331.49us 331.49us
                                                          [CUDA memset]
$
```

Version	v1 serial	v2 per row	v3 per elm	v4 smem	v5 smemt
Time [ms]	2522	4.38	1.53	0.98	0.86
DRAM utilization	< 0.1 %	10.5 %	30.1 %	47.0 %	53.6 %





How do CUDA threads communicate?



- How do CUDA threads communicate?
- Like OpenMP, you have to share data "by hand"
  - □ A. Inter-block communication through shared memory
  - B. Inter-grid communication through global memory



- How do CUDA threads communicate?
- Like OpenMP, you have to share data "by hand"
  - □ A. Inter-block communication through shared memory
  - □ B. Inter-grid communication through global memory
- Race conditions are handled by synchronization
  - □ A. call \_\_syncthreads() to create a barrier per block
    - See also next slide...
  - □ B. cudaDeviceSynchronize() + two kernel launches



- How do CUDA threads communicate?
- Like OpenMP, you have to share data "by hand"
  - □ A. Inter-block communication through shared memory
  - □ B. Inter-grid communication through global memory
- Race conditions are handled by synchronization
  - □ A. call \_\_syncthreads() to create a barrier per block
    - See also next slide...
  - □ B. cudaDeviceSynchronize() + two kernel launches
- What about "inter-warp" communication?
  - Barrier synchronization is not needed, why?

#### Be careful



- Can \_\_syncthreads() cause a thread to hang?
  - □ E.g., usage inside conditional code

```
if (someFunc())
{
    __syncthreads();
}
// ...
```

#### Be careful



- Can \_\_syncthreads() cause a thread to hang?
  - □ E.g., usage inside conditional code

```
if (someFunc())
{
    __syncthreads();
}
// ...
```

#### Yes!

...but not if the conditional evaluates identically across the entire thread block, otherwise the code execution is likely to hang or produce unintended side effects



## Atomic operations

## Thread synchronization (cont'd)



- Atomic functions
  - □ An atomic function performs a read-modify-write atomic operation on one 32-bit or 64-bit word residing in shared or global memory \_\_\_\_\_
  - Can be used to avoid race conditions over blocks

```
// Arithmetic  // Bitwise
atomicAdd()  atomicAnd()
atomicSub()  atomicOr()
atomicExch()  atomicXor()
atomicMin()
atomicMax()
atomicAdd()  atomicAdd(&A[i], sum);
atomicDec()
atomicCAS()
```



## Selected memory topics

# Global/constant memory allocation

- Static allocation of global/constant memory
  - Must be declared outside of a function body

```
device__/_constant__
```

- Host can access with CUDA runtime functions
  - cudaGetSymbolAddress()
  - cudaGetSymbolSize()
  - cudaMemcpyToSymbol()
  - cudaMemcpyFromSymbol()


This is the only way to allocate constant memory!

```
constant double constData[256];
double data[256];
cudaMemcpyToSymbol(constData, data, sizeof(data));
cudaMemcpyFromSymbol(data, constData, sizeof(data));
```

### Asynchronous data transfer




- Overlapping of data transfer and computation
  - □ cudaMemcpyAsync() and streams (advanced!)
  - □ cudaMallocHost()



## Blocking for caches







- Wrap up exercises 1-3
- Do the exercise 4 (matrix-vector multiplication)
  - Please note that the shared memory question is difficult
     you may want to consider the other questions first (fx multi-gpu)
- Next presentation "CUDA Performance Tuning Control Flow" at 13.00 (Tuesday)!



#### End of lecture