

9. ELECTRICAL CHARACTERISTICS

9.1 Absolute Maximum Ratings (1)

| PARAMETERS | SYMBOL | CONDITIONS | RANGE | UNIT |
|---------------------------------|--------|------------------------------------|-------------------|------|
| Supply Voltage | VCC | | -0.6 to 4.6 | V |
| Voltage Applied to Any Pin | Vio | Relative to Ground | -0.6 to VCC+0.4 | V |
| Transient Voltage on any Pin | VIOT | <20nS Transient Relative to Ground | -2.0V to VCC+2.0V | V |
| Storage Temperature | Tstg | | -65 to +150 | °C |
| Lead Temperature | TLEAD | | See Note (2) | °C |
| Electrostatic Discharge Voltage | VESD | Human Body Model ⁽³⁾ | -2000 to +2000 | V |

Notes:

- 1. This device has been designed and tested for the specified operation ranges. Proper operation outside of these levels is not guaranteed. Exposure to absolute maximum ratings may affect device reliability. Exposure beyond absolute maximum ratings may cause permanent damage.
- 2. Compliant with JEDEC Standard J-STD-20C for small body Sn-Pb or Pb-free (Green) assembly and the European directive on restrictions on hazardous substances (RoHS) 2002/95/EU.
- 3. JEDEC Std JESD22-A114A (C1=100pF, R1=1500 ohms, R2=500 ohms).

9.2 Operating Ranges

| PARAMETER | SYMBOL | CONDITIONS | SPEC | | UNIT | |
|-----------------------------------|---------|--------------------------------|------|-----|------|----|
| PARAMETER | STWIBOL | CONDITIONS | MIN | MAX | UNIT | |
| Supply Voltage ⁽¹⁾ | VCC | $F_R = 133MHz$, $f_R = 50MHz$ | | 3.0 | 3.6 | V |
| | | $F_R = 104MHz$, $f_R = 50MHz$ | | 2.7 | 3.0 | V |
| Ambient Temperature, Operating | ТА | Industrial | | -40 | +85 | °C |

Note:

1. VCC voltage during Read can operate across the min and max range but should not exceed ±10% of the programming (erase/write) voltage.



9.3 Power-Up Power-Down Timing and Requirements

| PARAMETER | SYMBOL | SPEC | UNIT | | |
|-------------------------------------|---------------------|------|------|-----|--|
| PARAMETER | STWIDOL | MIN | MAX | ONI | |
| VCC (min) to /CS Low | tvsL ⁽¹⁾ | 20 | | μs | |
| Time Delay Before Write Instruction | tPUW ⁽¹⁾ | 5 | | ms | |
| Write Inhibit Threshold Voltage | VWI ⁽¹⁾ | 1.0 | 2.0 | V | |

Note:

1. These parameters are characterized only.




Figure 58a. Power-up Timing and Voltage Levels




Figure 58b. Power-up, Power-Down Requirement

ssess winbond ssess

9.4 DC Electrical Characteristics-

| DADAMETED | OVMDOL | YMBOL CONDITIONS | | SPEC | | | | |
|---|---------------------|------------------------------------|-----------|------|-----------|------|--|--|
| PARAMETER | SYMBOL | | | TYP | MAX | UNIT | | |
| Input Capacitance | CIN ⁽¹⁾ | $VIN = 0V^{(1)}$ | | | 6 | pF | | |
| Output Capacitance | Cout ⁽¹⁾ | Vout = 0V ⁽¹⁾ | | | 8 | pF | | |
| Input Leakage | ILI | | | | ±2 | μA | | |
| I/O Leakage | llo | | | | ±2 | μA | | |
| Standby Current | Icc1 | /CS = VCC, VIN = GND or VCC | | 10 | 60 | μA | | |
| Power-down Current | Icc2 | /CS = VCC, VIN = GND or VCC | | 1 | 20 | μA | | |
| Current Read Data / Dual /Quad 50MHz ⁽²⁾ | Icc3 | C = 0.1 VCC / 0.9 VCC DO = Open | | | 15 | mA | | |
| Current Read Data / Dual /Quad 80MHz ⁽²⁾ | Icc3 | C = 0.1 VCC / 0.9 VCC DO = Open | | | 18 | mA | | |
| Current Read Data / Dual /Quad 104MHz ⁽²⁾ | Icc3 | C = 0.1 VCC / 0.9 VCC DO = Open | | | 20 | mA | | |
| Current Write Status Register | Icc4 | /CS = VCC | | 20 | 25 | mA | | |
| Current Page Program | Icc5 | /CS = VCC | | 20 | 25 | mA | | |
| Current Sector/Block Erase | Icc6 | /CS = VCC | | 20 | 25 | mA | | |
| Current Chip Erase | Icc7 | /CS = VCC | | 20 | 25 | mA | | |
| Input Low Voltage | VIL | | -0.5 | | VCC x 0.3 | V | | |
| Input High Voltage | VIH | | VCC x 0.7 | | VCC + 0.4 | V | | |
| Output Low Voltage | VoL | IOL = 100 μA | | | 0.2 | V | | |
| Output High Voltage | Voн | IOH = -100 μA | VCC - 0.2 | | | V | | |

Notes:

- 1. Tested on sample basis and specified through design and characterization data. TA = 25° C, VCC = 3.0V.
- 2. Checker Board Pattern.



9.5 AC Measurement Conditions

| PARAMETER | SYMBOL | SF | UNIT | |
|----------------------------------|---------|--------------------|------|------|
| PARAWETER | STWIBOL | MIN | MAX | UNII |
| Load Capacitance | CL | | 30 | pF |
| Input Rise and Fall Times | TR, TF | | 5 | |
| Input Pulse Voltages | VIN | 0.1 VCC | V | |
| Input Timing Reference Voltages | IN | 0.3 VCC to 0.7 VCC | | V |
| Output Timing Reference Voltages | Оит | 0.5 VCC | V | |

Note:

1. Output Hi-Z is defined as the point where data out is no longer driven.




Figure 59. AC Measurement I/O Waveform



9.6 AC Electrical Characteristics⁽⁶⁾

| DESCRIPTION | SYMBOL | ALT | | UNIT | | |
|--|--------------------------------|-----------------|-----------|------|-----|------|
| DESCRIPTION | | ALI | MIN | TYP | MAX | UNII |
| Clock frequency except for Read Data (03h) instructions (3.0V-3.6V) | F _R | f _{C1} | D.C. | | 133 | MHz |
| Clock frequency except for Read Data (03h) instructions(2.7V-3.0V) | F _R | f _{C2} | D.C. | | 104 | MHz |
| Clock frequency for Read Data instruction (03h) | fR | | D.C. | | 50 | MHz |
| Clock High, Low Time for all instructions except for Read Data (03h) | tCLH, tCLL ⁽¹⁾ | | 45% PC | | | ns |
| Clock High, Low Time for Read Data (03h) instruction | tCRLH, tCRLL ⁽¹⁾ | | 45% PC | | | ns |
| Clock Rise Time peak to peak | tclch ⁽²⁾ | | 0.1 | | | V/ns |
| Clock Fall Time peak to peak | tcHcL ⁽²⁾ | | 0.1 | | | V/ns |
| /CS Active Setup Time relative to CLK | tslch | tcss | 5 | | | ns |
| /CS Not Active Hold Time relative to CLK | tchsl | | 5 | | | ns |
| Data In Setup Time | tovch | tosu | 2 | | | ns |
| Data In Hold Time | tchdx | tDH | 3 | | | ns |
| /CS Active Hold Time relative to CLK | tchsh | | 3 | | | ns |
| /CS Not Active Setup Time relative to CLK | tshch | | 3 | | | ns |
| /CS Deselect Time (for Read) | tsHsL1 | tcsH | 10 | | | ns |
| /CS Deselect Time (for Erase or Program or Write) | tsHsL2 | tcsH | 50 | | | ns |
| Output Disable Time | tsHQZ ⁽²⁾ | tDIS | | | 7 | ns |
| Clock Low to Output Valid | tclqv | t∨ | | | 6 | ns |
| Output Hold Time | tclqx | tHO | 1.5 | | | ns |

Continued – next page AC Electrical Characteristics (cont'd)

massa winbond sassas


| DESCRIPTION | SYMBOL | ALT | SPEC | | | UNIT |
|--|----------------------|-----|------------------|-----|-------|------|
| DESCRIPTION | | | MIN | TYP | MAX | UNII |
| /CS High to Power-down Mode | tDP(2) | | | | 3 | μs |
| /CS High to Standby Mode without ID Read | tRES1(2) | | | | 3 | μs |
| /CS High to Standby Mode with ID Read | tres2 ⁽²⁾ | | | | 1.8 | μs |
| /CS High to next Instruction after Suspend | tsus ⁽²⁾ | | | | 20 | μs |
| /CS High to next Instruction after Reset | t _{RST} (2) | | | | 30 | μs |
| /RESET pin Low period to reset the device | treset(2) | | 1 ⁽⁴⁾ | | | μs |
| Write Status Register Time | tw | | | 10 | 15 | ms |
| Page Program Time | tpp | | | 0.7 | 3 | ms |
| Sector Erase Time (4KB) | tse | | | 45 | 400 | ms |
| Block Erase Time (32KB) | tBE ₁ | | | 120 | 1,600 | ms |
| Block Erase Time (64KB) | tBE ₂ | | | 150 | 2,000 | ms |
| Chip Erase Time | tCE | | | 40 | 200 | s |

Notes:

- 1. Clock high or Clock low must be more than or equal to 45%Pc. Pc = 1/fc(max).
- 2. Value guaranteed by design and/or characterization, not 100% tested in production.
- 3. Only applicable as a constraint for a Write Status Register instruction when SRP=1.
- 4. It's possible to reset the device with shorter treset (as short as a few hundred ns), a 1us minimum is recommended to ensure reliable operation.
- Tested on sample basis and specified through design and characterization data. TA = 25° C, VCC = 3.0V, 25% driver strength.
- 6. 4-bytes address alignment for Quad Read

ss winbond sss

9.7 Serial Output Timing



9.8 Serial Input Timing

