

MOSFET Optimization in Deep Submicron Technology for Charge Amplifiers

Gianluigi De Geronimo and Paul O'Connor

Abstract—The optimization of the input MOSFET for charge amplifiers in deep submicron technologies is discussed. After a review of the traditional approach, the impact of properly modeling the equivalent series noise and gate capacitance of the MOSFET is presented. It is shown that the enhanced MOSFET model, when compared to the classical, produces a different resolution estimate and input MOSFET optimization result. The minimum channel length and the maximum allocated power are not always the best choice in terms of resolution. Also, in an optimized front-end, the low frequency noise contribution to the Equivalent Noise Charge may depend on the time constant of the filter. As an example, results from the commercial TSMC 0.25 μm CMOS technology are reported.

Index Terms—Charge amplifier, CMOS, MOSFET.

I. INTRODUCTION

APPLICATION specific integrated circuits (ASICs) can be a valuable solution in front-end electronics for radiation sensors. Detection systems with high sensor pixellation can benefit from low power, low parasitics, high front-end channel density, and low cost per channel. In addition the ASICs are characterized by good radiation tolerance [1]–[3] and can integrate large amount of additional signal processing and functions in analog, mixed-signal and digital domains, thus offering further advantage in terms of power and area.

In a properly designed front-end, the resolution is limited by the noise from the input transistor. Consequently a relevant phase of the design consists of optimizing the input MOSFET with respect to sensor, interconnects and the specific application. The choice of the optimum polarity (n- or p-channel), size (length L and width W) and operating point (drain current density J_d and drain-to-source voltage V_{ds}) is determinant in achieving the best performance. The optimization process relies on equations, models, and parameters that can be strongly dependent on the technology. As deep submicron CMOS technologies are developed and characterized for digital design, the process of optimizing the input MOSFET can become very challenging. This contribution would like to provide low-noise front-end designers with techniques to keep pace with the rapid evolution of CMOS technology.

After a review of the traditional optimization process, the impact of properly modeling the series noise and gate capacitance of the MOSFET is discussed. It is shown that the enhanced MOSFET model, when compared to the classical, produces a different resolution estimate and input MOSFET optimization




Fig. 1. Schematic of the front-end. The components relevant to the evaluation of the ENC are shown.

result. As an example, the commercial TSMC 0.25 μm CMOS technology is characterized and investigated for the best achievable resolution.

II. THE ENC EQUATION

The resolution of a front-end can be measured in terms of equivalent noise charge (ENC) [4]–[7]. The ENC corresponds to the charge that must be delivered to the front-end in order to achieve an output signal-to-noise ratio equal to the unity.

In the following we will assume that the resolution of the front-end is dominated by the noise from the input MOSFET, characterized by a gate length L , a gate width W , and a drain current density $J_d = I_d/W$. We will also assume that the front-end implements a time invariant filter with overall pulse response to a charge Q equal to $Q \cdot h(t)$, and characterized by a maximum $Q \cdot h(t)|_{\text{max}}$.

In Fig. 1 a schematic of the front-end for the evaluation of the ENC is shown. The parallel noise contribution i_n^2 , characterized by a unilateral power spectral density S_{in} , is typically related to the sensor leakage current, to its bias circuitry and to the charge amplifier feedback circuitry. In the following, we will initially assume a white density $S_{in} = S_p$. Later, since this contribution is not relevant to the optimization of the input MOSFET, this term will be neglected. The series noise contribution v_n^2 , characterized by a unilateral power spectral density S_{vn} , is dominated by noise processes in the input MOSFET. In the following, we will initially assume a density $S_{vn} = A_f/f + S_w$ where A_f is the amplitude coefficient of the $1/f$ noise, and it is dependent on the technology. The white term is related to the transconductance g_m of the MOSFET. The input capacitance C_{in} includes the sensor capacitance, the feedback capacitance, and any parasitic connected to the input node not dependent on the size (W, L) of the input MOSFET. The gate capacitance C_g includes any term dependent on the size (W and/or L) of the input MOSFET.

The ENC can be expressed as follows:

$$\begin{aligned} \text{ENC}^2 &= \frac{\frac{1}{2\pi} \int_0^\infty [S_{in}|H(j\omega)|^2 + (C_{in} + C_g)^2 \omega^2 S_{vn}|H(j\omega)|^2] d\omega}{h(t)|_{\text{max}}^2} \end{aligned} \quad (1)$$

Manuscript received October 30, 2004; revised April 5, 2005 and August 24, 2005. This work was supported by the US Department of energy, Contact no. DE-AC0298CH10886.

The authors are with the Instrumentation Division, Brookhaven National Laboratory, Upton, NY 11973 USA (e-mail: degeronimo@bnl.gov).

Digital Object Identifier 10.1109/TNS.2005.862938

where $H(s)$ is the Laplace transform of the pulse response $h(t)$. Introducing the typical spectral densities previously discussed, the ENC can be written as shown in (2) at the bottom of the page, where the time is normalized to an arbitrary time constant τ , and $\tau \cdot H(s\tau)$ is the Laplace transform of $h(t/\tau)$. Substituting the pulse peaking time τ_p , calculated from 1% to the peak, into (2), yields

$$\text{ENC}^2 = (C_{\text{in}} + C_g)^2 \left[\frac{S_w}{\tau_p} a_w + A_f 2\pi a_f \right] + S_p \tau_p a_p \quad (3)$$

where the three ENC coefficients

$$a_w = \frac{\int_0^\infty |H(jx)|^2 x^2 dx}{2\pi \cdot h(t/\tau_p)|_{\text{max}}^2}, \quad a_f = \frac{\int_0^\infty |H(jx)|^2 x dx}{2\pi \cdot h(t/\tau_p)|_{\text{max}}^2},$$

$$a_p = \frac{\int_0^\infty |H(jx)|^2 dx}{2\pi \cdot h(t/\tau_p)|_{\text{max}}^2} \quad (4)$$

depend only on the type of filter, and $H(jx)$ is obtained by substituting ω with x/τ_p in $H(j\omega\tau_p)$. In Table I the coefficients for some commonly adopted time invariant filters are reported, along with the ratio between the pulsewidth τ_w , calculated from 1% amplitude before peak to 1% after peak, and the peaking time τ_p , calculated from 1% to the peak. The R-type filters have real coincident poles only while the C-type filters, commonly adopted in commercial discrete shapers, have complex conjugate poles [8]. The order of the filters in Table I ranges from 2nd to 7th. It can be observed that, as the order increases, the ratio τ_w/τ_p decreases making the high-order filters more suitable for high rate applications. Also, at equal order, the C-type filters offer a better τ_w/τ_p ratio than the R-type filters. Finally, the advantage of zero area for bipolar filters, which in absence of effective baseline stabilization at high rate can be relevant, is compensated by worse values in the series coefficients a_w and a_f , especially for high orders.

Without loss of generality we will simplify our analysis by assuming $a_w = 1$, $a_f = 0.5$, and $a_p = 0.5$, which are close to the typical values for a good time invariant unipolar shaper.

In the rest of the analysis the parallel noise contribution S_p , not relevant for the optimization of the input MOSFET, will be neglected, and the general expression for the ENC in (3) will be simplified as follows:

$$\text{ENC}^2 = (C_{\text{in}} + C_g)^2 \left[\frac{S_w}{\tau_p} + \pi A_f \right]. \quad (5)$$

III. CONSTRAINTS, VARIABLES AND MODELS

The input MOSFET must be optimized for the minimum ENC. The ENC depends on some parameters not related to the input MOSFET, specifically the input capacitance C_{in} , the

peaking time τ_p , and the maximum power $P_{d,\text{max}}$ allocated to the input MOSFET. Typically the input capacitance C_{in} is set by the sensor and interconnects, the maximum power $P_{d,\text{max}}$ depends on system level constraints, and the peaking time τ_p is set to satisfy requirements on pulse rate or signal formation time in the detector. In the presence of nonnegligible parallel noise contribution a further constraint on the peaking time may occur.

The typical optimization process consequently assumes C_{in} , τ_p , and $P_{d,\text{max}}$ as constraints. One further constraint results from the use of a single supply V_{dd}

$$I_d = \frac{P_d}{V_{dd}} \Rightarrow J_d = \frac{I_d}{W} \quad (6)$$

where J_d is the MOSFET drain current density. The relation shown in (6) establishes a constraint on the $J_d \times W$ product. It follows that, once C_{in} , τ_p , and P_d are defined, the ENC depends only on two the variables W (or J_d) and L and on the polarity (n- or p- channel) of the input device. The optimization process will consequently return the two optimum values W_{opt} (or $J_{d,\text{opt}}$) and L_{opt} that give the minimum ENC (ENC_{opt}).

In order to proceed with the optimization of the input MOSFET, the parameters C_g , S_w and A_f must be expressed as functions of W (or J_d) and L . In the following sections, the modeling of these parameters will be discussed, starting from the solution that the CMOS designers frequently adopted in the past, before the advent of the deep submicron CMOS technologies.

IV. CLASSICAL (C) MODEL C_G , S_W , AND A_f

In the past, the front-end designers frequently adopted the following models [9]–[13]

$$C_g = C_{\text{ox}} WL, \quad S_w = \frac{2}{3} \frac{4kT}{g_{\text{m}}(J_d, L)}, \quad A_f = \frac{K_f}{C_{\text{ox}} WL} \quad (7)$$

where C_{ox} is the oxide capacitance per unit of area, k is Boltzmann's constant, T is the absolute temperature, g_{m} is the MOSFET transconductance dependent on J_d and L , and K_f is the $1/f$ noise coefficient. We will refer to this model as C-model.

Substituting (7) in (5) produces

$$\text{ENC}^2 = (C_{\text{in}} + C_{\text{ox}} WL)^2 \left[\frac{1}{\tau_p} \frac{2}{3} \frac{4kT}{g_{\text{m}}(J_d, L)} + \pi \frac{K_f}{C_{\text{ox}} WL} \right] \quad (8)$$

where $g_{\text{mw}}(J_d, L)$ is the transconductance per unit of W .

The function $g_{\text{mw}}(J_d, L)$ can be easily extracted for specific values of L from simulations using the model and parameters

$$\text{ENC}^2 = \frac{(C_{\text{in}} + C_g)^2 \left[S_w \int_0^\infty |\tau H(j\omega\tau)|^2 \omega^2 d\omega + A_f 2\pi \int_0^\infty |\tau H(j\omega\tau)|^2 \omega d\omega \right]}{2\pi \cdot h(t/\tau)|_{\text{max}}^2} + \frac{S_p \int_0^\infty |\tau H(j\omega\tau)|^2 d\omega}{2\pi \cdot h(t/\tau)|_{\text{max}}^2} \quad (2)$$

TABLE I
COMMONLY ADOPTED TIME INVARIANT FILTERS AND CORRESPONDING ENC COEFFICIENTS. THE RATIO τ_w/τ_p IS ALSO REPORTED

Filter	Shape	a_w	a_f	a_p	τ_w/τ_p
Triang.		1	0.44	0.33	2
RU-2		0.92	0.59	0.92	7.66
RU-3		0.82	0.54	0.66	5.04
RU-4		0.85	0.53	0.57	4.17
RU-5		0.89	0.52	0.52	3.73
RU-6		0.92	0.52	0.48	3.46
RU-7		0.94	0.51	0.46	3.27
CU-2		0.93	0.59	0.88	6.31
CU-3		0.85	0.54	0.61	3.92
CU-4		0.91	0.53	0.51	3.16
CU-5		0.96	0.52	0.46	2.84
CU-6		1.01	0.52	0.42	2.66
CU-7		1.04	0.51	0.40	2.55
RB-2		1.03	0.75	1.01	16.6
RB-3		1.11	0.77	0.76	9.87
RB-4		1.30	0.81	0.66	7.68
RB-5		1.47	0.84	0.62	6.60
RB-6		1.61	0.87	0.59	5.94
RB-7		1.74	0.89	0.57	5.53
CB-2		1.08	0.79	1.02	12.9
CB-3		1.27	0.86	0.76	7.29
CB-4		1.58	0.93	0.67	5.60
CB-5		1.86	0.98	0.63	4.81
CB-6		2.11	1.02	0.59	4.37
CB-7		2.31	1.06	0.58	4.11




Fig. 2. Simulated g_{mw} versus J_d of n- and p-channel devices with different L in TSMC 0.25 μm . Center of moderate inversion (*) is also indicated.

available for the technology. The coefficient K_f can be extracted from a measurement of the input noise spectral density, it is

assumed to be independent of L and it may differ for n-channel (K_{fn}) and p-channel (K_{fp}) devices.

For the TSMC 0.25 μm technology $C_{ox} \approx 6.1 \text{ fF}/\mu\text{m}^2$ and $g_{mw}(J_d, L)$ can be found from PSPICE [14] simulations using advanced models such as BSIM3v3.1 [15] which have been extensively validated against experimental measurements in all regions of device operation (Fig. 2). Our measurements on samples with minimum L at 1 kHz give $K_{fn} \approx 6 \times 10^{-24} \text{ J}$ and $K_{fp} \approx 0.3 \times 10^{-24} \text{ J}$.

In Fig. 3, the optimum ENC for $C_{in} = 1 \text{ pF}$ and $\tau_p = 1 \mu\text{s}$, calculated for n- and p-channel devices with different L as function of P_d is shown. To obtain this plot, a table of $g_{mw}(J_d, L)$ values was generated using PSPICE with the BSIM3v3.1 parameters extracted from a typical run of this technology. The optimum device width W_{opt} for each I_d was then selected by minimizing (8) numerically. For minimum L the white and $1/f$ components and the optimum W are also reported. It can be observed that, due to the lower K_f , the p-channel devices offer a better resolution than the n-channel devices (lower K_f) and this is generally true, except at the shortest τ_p . It also indicates that the choice $L_{opt} = L_{min}$ and $P_{d,opt} = P_{d,max}$ offers better




Fig. 3. Simulated ENC_{opt} versus P_d for n- and p-channel devices with different channel lengths in TSMC 0.25 μm adopting the C-model (7). For minimum L the corresponding white contribution (dotted line), $1/f$ contribution (dashed line), and optimum W (right scale) are also shown.

results in an amount that depends on the white contribution relative to the $1/f$ contribution.

V. ENHANCED (E) MODEL FOR S_W

The model for the white noise spectral density S_w in (7) provides a crude estimation valid for long channel MOSFETs operating in strong inversion. In most cases the input MOSFET of the front-ends operate in moderate to weak inversion, and a more accurate model is required. In addition, in deep submicron MOSFETs an excess noise factor above unity has been frequently reported.

An equation that better estimates the white noise in all regions of operation can be found in [16]–[19]

$$S_{vw}^2 = \alpha_w 4kT \frac{\mu_{eff}|Q_I|}{L^2} \frac{1}{g_{in}^2} \quad (9)$$

where μ_{eff} is the electron or hole mobility, Q_I is the total inversion charge, and α_w is the excess noise factor. This equation can be approximated with [18]

$$S_{vw}^2 = \alpha_w n \gamma(J_d, L) \frac{2kT}{g_{mw}(J_d, L)W} \quad (10)$$

where $n \approx (g_{mb} + g_m)/g_m$ is the subthreshold slope coefficient ranging around 1.2–1.3 and $\gamma(J_d, L)$ is a dimensionless coefficient ranging between 1/2 and 2/3. The same authors of [18] proposed the following interpolation function

$$\gamma(J_d, L) = \frac{1}{1 + u(J_d, L)} \left[\frac{1}{2} + \frac{2}{3} u(J_d, L) \right], \quad (11)$$

$$u(J_d, L) = \frac{J_d L}{\mu_{eff} C_{ox} 2n V_t^2}$$

where $u(J_d, L)$ is known as inversion coefficient and $V_t = kT/q$. From other authors is a simpler approximation for $\gamma(J_d, L)$ dependent on g_m and I_d [19].

A slower interpolation function is reported in [17] and [2], along with the companion model for the gate capacitance. A comparison to C_g modeling and to noise measurements [2] suggests that (11), here adopted, might be more accurate. In Fig. 4




Fig. 4. Gamma coefficient γ versus inversion coefficient u . The three regions of operation of the MOSFET are also indicated.




Fig. 5. Simulated ENC_{opt} and W_{opt} (right scale) versus P_d for n- and p-channel devices with different channel lengths in TSMC 0.25 μm adopting the E-model for S_w . The center of moderate inversion ($u = 1$) is indicated. For comparison the curves for the C-model are also shown (dashed lines).

the gamma coefficient $\gamma(J_d, L)$ versus the inversion coefficient $u(J_d, L)$ is shown. The regions of operation for the MOSFET are also indicated. In most cases the optimized input MOSFET operates in the moderate region.

Introducing the enhanced (E) model (10)–(11) into (5) produces

$$ENC^2 = (C_{in} + C_{ox}WL)^2 \left[\frac{1}{\tau_p} \frac{\alpha_w n \gamma(J_d, L) 4kT}{g_{mw}(J_d, L) \cdot W} + \pi \frac{K_f}{C_{ox}WL} \right]. \quad (12)$$

For the TSMC 0.25- μm technology $n_{nch} \approx 1.2$, $n_{pch} \approx 1.3$ and, from our measurements, $\alpha_w \approx 1$ whenever $u < 10$ (weak and moderate inversion) and $V_{ds} - V_{ds,sat}$ is small ($V_{ds,sat}$ is the drain-source saturation voltage). Good agreement with these results can be found in the literature [2], [20]–[22].

In Fig. 5 the optimum ENC from (12) for $C_{in} = 1$ pF and $\tau_p = 1$ μs , calculated for n- and p-channel devices with minimum L as function of P_d , is shown, compared to C-model results (dashed lines). The optimum W (right scale) is also reported. It can be observed that the E-model provides a different ENC estimate especially at low power, where the white noise




Fig. 6. Simulated ENC_{opt} versus P_d for n- and p-channel devices with different channel lengths in TSMC 0.25 μm adopting the E-model for S_w and the Ci-model for C_g .

component dominates. A relatively small difference in terms of optimization (W_{opt}) can also be observed. The $L_{opt} = L_{min}$ and $P_{d-opt} = P_{d-max}$ still appears the best choice.

VI. ENHANCED (E) MODEL FOR C_g

The gate capacitance C_g in (5) must include any term dependent on the size (W, L) of the input MOSFET. A more accurate estimate of C_g should consider the gate-to-source and gate-to-drain overlap components [17]. These extrinsic terms are proportional to the width W of the MOSFET and, in deep submicron technologies, are typically not negligible. In addition, the intrinsic component of C_g in saturation is a fraction $\approx 2/3$ of $C_{ox} WL$ [17]. An improved model for C_g , here referred as Ci-model, is

$$C_g = 2C_{ov}W + \frac{2}{3}C_{ox}WL \quad (13)$$

where C_{ov} is the overlap capacitance density, equal for drain and source. Introducing (13) in (12) it follows

$$ENC^2 = \left(C_{in} + 2C_{ov}W + \frac{2}{3}C_{ox}WL \right)^2 \times \left[\frac{1}{\tau_p} \frac{\alpha_w n \gamma(J_d, L) 4kT}{g_{mw}(J_d, L) \cdot W} + \pi \frac{K_f}{C_{ox}WL} \right]. \quad (14)$$

For the TSMC 0.25 μm technology typical values for C_{ov} are in the range 300–600 fF/mm, where the lower values are reported by TSMC and the higher values are reported by the MOSIS Service [23].

In Fig. 6, the optimum ENC from (14) for $C_{in} = 1$ pF and $\tau_p = 1$ μs , calculated for n- and p-channel devices with minimum L as function of P_d , is shown. When compared to Figs. 3 and 5 it can be observed that the choice $L_{opt} = L_{min}$ does not apply anymore. Both n- and p-channel devices can offer a better resolution for L higher than L_{min} .

This conclusion is valid whenever $1/f$ noise dominates, and can be understood by rewriting (14) for this case

$$ENC^2 \approx \left(C_{in} + 2C_{ov}W + \frac{2}{3}C_{ox}WL \right)^2 \pi \frac{K_f}{C_{ox}WL}. \quad (15)$$




Fig. 7. Simulated ENC_{opt} versus L for n-channel MOSFET and $C_{in} = 1$ pF assuming $1/f$ dominant.

By calculating the derivative of (15) with respect to W , the optimum width W_{opt} for the minimum ENC can be calculated for each L

$$W_{opt} = \frac{C_{in}}{2C_{ov} + \frac{2}{3}C_{ox}L}. \quad (16)$$

Capacitive matching applies ($C_g = C_{in}$, as in the classical case) and, by superposition, the ENC_{opt} can be written

$$ENC_{opt}^2 \approx \frac{8}{3}C_{in}\pi K_f \left(1 + \frac{3C_{ov}}{C_{ox}L} \right). \quad (17)$$

The plot in Fig. 7, derived from (17) for n-channel MOSFETs, illustrates the impact of L on the optimum ENC for the case of dominant $1/f$ noise. Intuitively, as L increases the $1/f$ noise contribution decreases more rapidly than the increase in gate capacitance.

The Ci-model (13) for C_g still does not take into account the dependence of the intrinsic gate capacitance on the drain current density J_d . This dependence in deep submicron technologies can be relevant, especially in the transition from weak, thorough moderate, to strong inversion. An enhanced (E) model for C_g can be written as

$$C_g = C_{gw}(J_d, L) \cdot W \quad (18)$$

where $C_{gw}(J_d, L)$ is the gate capacitance density, and it includes the bias dependence, intrinsic, and extrinsic components.

As for $g_{mw}(J_d, L)$, the function $C_{gw}(J_d, L)$ can be extracted for specific values of L from a Spice simulation using the model and parameters available for the technology. For the TSMC 0.25- μm $C_{gw}(J_d, L)$ can be obtained from BSIM3v3.1 simulations as shown in Fig. 8. The results for C- and Ci-models for the n-channel device at minimum L are reported for comparison. It is worth noting that the cutoff frequency of the MOSFET, given by $g_m/(2\pi C_g)$, remains an increasing function of J_d and, in the regions of interest it easily exceed tens of MHz.

Substitution of (18) into (12) yields

$$ENC^2 = [C_{in} + C_{gw}(J_d, L) \cdot W]^2 \left[\frac{1}{\tau_p} \frac{\alpha_w n \gamma(J_d, L) 4kT}{g_{mw}(J_d, L) \cdot W} + \pi \frac{K_f}{C_{ox}WL} \right]. \quad (19)$$




Fig. 8. Simulated C_{gw} versus J_d of n- and p-channel devices with different L in TSMC 0.25 μm . The C- and Ci-models for the minimum L n-channel device are also reported.




Fig. 9. Simulated ENC_{opt} versus P_d for n- and p-channel devices with different L in TSMC 0.25 μm adopting the E-model for S_w and C_g . For two cases (n-ch. $L = 0.48 \mu\text{m}$ and p-ch. $L = 0.24 \mu\text{m}$) the $1/f$ component (dashed line) and the W_{opt} (right scale, dotted lines) are also shown.

In Fig. 9, the optimum ENC from (19) for $C_{in} = 1 \text{ pF}$ and $\tau_p = 1 \mu\text{s}$, calculated for n- and p-channel devices with different L as function of P_d , is shown. For two cases the $1/f$ component (dashed line) and the optimum W (right scale) are also reported. It can be observed again that the choice $L_{opt} = L_{min}$ does not apply. In addition, for the n-channel MOSFET, the choice $P_{d,opt} = P_{d,max}$ does not apply, since a better resolution can be achieved at P_d lower than the maximum allocated.

This conclusion is valid whenever $1/f$ noise dominates, and can be understood by rewriting (19) for this case

$$ENC^2 \approx [C_{in} + C_{gw}(J_d, L) W]^2 \pi \frac{K_f}{C_{ox} W L}. \quad (20)$$

By taking into account (6) and calculating the derivative of (20) with respect to W , the optimum width for the minimum ENC can be calculated for each L

$$W_{opt} = \frac{C_{in}}{C_{gw}(J_d, L) \left[1 - 2 \frac{J_d}{C_{gw}(J_d, L)} \frac{\partial C_{gw}(J_d, L)}{\partial J_d} \right]}. \quad (21)$$




Fig. 10. Simulated ENC_{opt} versus P_d for minimum L n-channel device and $C_{in} = 1 \text{ pF}$ assuming $1/f$ dominant. The ratio $C_{g,opt}/C_{in}$ is also shown (right scale, dashed line).

Capacitive matching does not apply except for the regions where $\partial C_{gw}/\partial J_d = 0$ and, by superposition, the ENC_{opt} turns out to be

$$\begin{cases} ENC_{opt}^2 \approx \left(1 + \frac{1}{\eta(J_d, L)} \right) C_{in} \pi K_f \frac{\eta(J_d, L) C_{gw}(J_d, L)}{C_{ox} L} \\ \eta(J_d, L) = 1 - 2 \frac{J_d}{C_{gw}(J_d, L)} \frac{\partial C_{gw}(J_d, L)}{\partial J_d} \end{cases} \quad (22)$$

The plot in Fig. 10, derived from (22) for n-channel device with minimum L and $C_{in} = 1 \text{ pF}$, illustrates the impact of P_d on the optimum ENC for cases of dominant $1/f$ noise. The ratio $C_{g,opt}/C_{in}$ (right scale, dashed line) is also reported. Intuitively, as P_d increases the gate capacitance increases while the $1/f$ noise contribution does not change.

VII. ENHANCED (E) MODEL FOR LOW-FREQUENCY NOISE

In Fig. 11, the typical equivalent input noise spectral densities measured on n- and p-channel devices in TSMC 0.25 μm with different L are shown, and compared to the $1/f$ slope. Two relevant results should be observed. The first concerns the slope, which differs from $1/f$, being in this case higher for p-channel devices and lower for n-channel devices. The second concerns the ratio between spectra, which is higher (≈ 2.4 for $L = 0.24 \mu\text{m}$ versus $L = 0.48 \mu\text{m}$) compared to the square root of the ratio between L (≈ 1.4 for $L = 0.24 \mu\text{m}$ versus $L = 0.48 \mu\text{m}$). A similar trend for short channel devices in deep submicron technologies was reported by other authors [2], [24]–[28].

In Fig. 12 the typical spectra for n- and p-channel devices with $L = 0.24 \mu\text{m}$ at different drain current densities J_d are shown. The dependence of the low-frequency component on the bias point appears negligible. This result seems in agreement with others reported in the literature for MOSFETs operating from weak inversion up to the border between moderate and strong inversion [3], [29]–[32], which is the region of interest for our applications. Some authors have reported an increase moving toward very strong inversion [31]–[33].

The results reported in Figs. 11 and 12 indicate that the low-frequency component of the noise power spectral density could




Fig. 11. Measured equivalent input noise spectra for n- and p-channel devices with different L in TSMC $0.25 \mu\text{m}$. The $1/f$ slope is also shown.




Fig. 12. Measured equivalent input noise spectra for n- and p-channel devices with minimum L and different J_d in TSMC $0.25 \mu\text{m}$.

be better approximated by using the following enhanced (E) model

$$S_f = \frac{A_f}{f^{\alpha_f}} = \frac{K_f(L)}{C_{ox}WLf^{\alpha_f}} \quad (23)$$

where $K_f(L)$ now depends on L , and the slope depends on the coefficient α_f .

The non- $1/f$ slope requires a review of the low-frequency component ENC_{LF} of the ENC. The second term of (2) now becomes

$$ENC_{LF}^2 = \frac{(C_{in} + C_g)^2 A_f (2\pi)^{\alpha_f} \int_0^\infty |\tau H(j\omega\tau)|^2 \omega^{2-\alpha_f} d\omega}{2\pi \cdot h(t/\tau)|_{\max}^2} \quad (24)$$

and (3) can be rewritten

$$ENC^2 = (C_{in} + C_g)^2 \times \left[\frac{S_w a_w}{\tau_p} + A_f \frac{(2\pi)^{\alpha_f}}{\tau_p^{1-\alpha_f} A_f} (\alpha_f) \right] + S_p \tau_p A_p \quad (25)$$

TABLE II
RATIO $\rho_f = a_f(\alpha_f)/a_f(1)$ VERSUS α_f FOR THE FILTERS REPORTED IN TABLE I

Filter	Relative coeff. ρ_f
RU-2	
RU-3	
RU-4	
RU-5	
RU-6	
RU-7	
CU-2	
CU-3	
CU-4	
CU-5	
CU-6	
CU-7	
RB-2	
RB-3	
RB-4	
RB-5	
RB-6	
RB-7	
CB-2	
CB-3	
CB-4	
CB-5	
CB-6	
CB-7	

TABLE III
TYPICAL VALUES OF K_f AND α_f FOR THE TSMC $0.25 \mu\text{m}$ TECHNOLOGY

	Nch-0.24μm	Nch-0.36μm	Nch-0.48μm	Pch-0.24μm	Pch-0.36μm
K_f	2.71×10^{-24}	1.40×10^{-24}	0.97×10^{-24}	0.60×10^{-24}	0.50×10^{-24}
α_f	0.85	0.85	0.85	1.08	1.08

where the ENC coefficient $a_f(\alpha_f)$ is given by

$$A_f(\alpha_f) = \frac{\int_0^\infty |H(jx)|^2 x^{2-\alpha_f} dx}{2\pi \cdot h(t/\tau_p)|_{\max}^2} \quad (26)$$

Concerning the two other coefficients in (4) it is worth noting that $a_w = a_f(0)$ and $a_p = a_f(2)$. In Table II the ratio $\rho_f = a_f(\alpha_f)/a_f(1)$ is calculated for the filters in Table I.

The final expression for the ENC related to series noise, adopting the E-model for S_w , C_g , and S_f , becomes

$$ENC^2 = [C_{in} + C_{gw}(J_d, L) \cdot W]^2 \times \left[\frac{1}{\tau_p} \frac{\alpha_w n \gamma(J_d, L) 4kT}{g_{mw}(J_d, L) \cdot W} + \frac{K_f}{C_{ox}WL} \frac{(2\pi)^{\alpha_f}}{\tau_p^{1-\alpha_f}} a_f(\alpha_f) \right] \quad (27)$$




Fig. 13. Simulated ENC versus τ_p for a design optimized for $C_{in} = 1$ pF, $P_d = 200 \mu\text{W}$, and $\tau_{p,opt} = 1 \mu\text{s}$. The white (dotted line) and low-frequency (dashed line) components are also shown.





Fig. 14. Simulated (a) ENC_{opt} versus P_d and (b) corresponding W_{opt} versus P_d for n- and p-channel devices with different L in TSMC $0.25 \mu\text{m}$ adopting the full E-model. Results from the C-model for minimum L (dashed line) are also shown.

For the TSMC $0.25 \mu\text{m}$ technology typical values for K_f and α_f are reported in Table III. As in previous cases we will simplify our analysis by assuming $\rho_f = 1.05$ for n-channel devices




Fig. 15. Simulated ENC_{opt} (solid line, left scale) and $P_{d,opt}$ (dashed line, right scale) versus (a) τ_p and (b) C_{in} for n- and p-channel devices with different L in TSMC $0.25 \mu\text{m}$ adopting the full E-model.

and $\rho_f = 0.95$ for p-channel devices, values close to the typical for a good time invariant unipolar shaper.

As consequence of the non- $1/f$ slope, a front-end optimized for a given peaking time $\tau_{p,opt}$ will show in the ENC a low-frequency noise component dependent on τ_p , as shown in Fig. 13 for the case $C_{in} = 1$ pF, $P_d = 200 \mu\text{W}$, $\tau_{p,opt} = 1 \mu\text{s}$.

VIII. ACHIEVABLE RESOLUTION IN TSMC $0.25 \mu\text{m}$

By applying the final (27) to the TSMC $0.25\text{-}\mu\text{m}$ CMOS, it is possible to estimate the ENC achievable with this technology. The results will give a general idea of what to expect. An exhaustive analysis in this sense is beyond the scope of this paper.

In Fig. 14(a) and (b), the ENC_{opt} and W_{opt} for $C_{in} = 1$ pF and $\tau_p = 1 \mu\text{s}$, calculated using the full E-model for n- and p-channel devices with different L as functions of P_d are shown. For comparison, the two minimum L cases for the C-model are reported. The difference between E- and C-model in the estimate of the achievable ENC_{opt} for the n-channel devices is relevant, while for the p-channel devices may appear small. On the other hand, the difference in terms of MOSFET size optimization (W_{opt}) is in both cases relevant. The enhanced model not only provides a more accurate ENC estimate, but it also provides a better MOSFET size optimization and, eventually, a better resolution.

In Fig. 15(a) and (b), the ENC_{opt} and $P_{d,opt}$ for $C_{in} = 1$ pF versus τ_p and for $\tau_p = 1 \mu\text{s}$ versus C_{in} , calculated using the E-model for n- and p-channel devices with different L , are




Fig. 16. ENC measurements on front-end ASICs for (a) a TPC and (b) a Coplanar Grid Sensor.

shown, assuming a power budget limit of $P_{d,max} = 1$ mW. In the case of Fig. 15(a) the reduction in $P_{d,opt}$ can be observed for higher values of τ_p . In the case of Fig. 15(b), the reduction in $P_{d,opt}$ can be observed for smaller values of C_{in} . In both cases, this is consequence of the dependence of the gate capacitance on the drain current density, which pushes the input MOSFET toward the weak inversion. The enhanced model not only provides a more accurate ENC estimate, but it also provides a better power optimization.

In Fig. 16(a) and (b), we report, as examples, some experimental results from two front-end ASICs recently developed in TSMC 0.25- μ m CMOS. In Fig. 16(a), the ENC versus C_{in} from a prototype for a time projection chamber (TPC) [34] is shown. The ASIC implements 32 front-end channels with n-MOS inputs, 16 with $L = 0.24$ μ m and 16 with $L = 0.36$ μ m. The gate capacitance was, in both cases, on the order of 1.4 pF. We observed a $\approx 40\%$ difference in ENC slope with better resolution for the longer channel, a result that appears in line with the discussion presented here. In Fig. 16(b), the ENC versus τ_p from an ASIC prototype for a Coplanar Grid Sensor [35] is shown. The ASIC implements an n-MOS input with $L = 0.36$ μ m. The gate and input capacitances were on the order of 12 and 60 pF, respectively. A low-frequency noise component proportional to $\approx \tau_p^{-0.15}$, in agreement with $\alpha_f \approx 0.85$, can be observed.

IX. CONCLUSION

The optimization of the input MOSFET for charge amplifiers in deep submicron technology requires proper modeling of the series noise and gate capacitance. The ENC relation (27) presented here, based on modern MOS models which accurately simulate submicron device behavior in moderate inversion, serves this purpose. It allows a more accurate ENC estimate and a better MOSFET optimization. The results indicate that the traditional choice of selecting the minimum channel length and the maximum allocated power do not always offer the best resolution. Also, for an optimized front-end, the low-frequency noise contribution to the ENC may depend on the time constant of the filter. The results here reported, based on the commercial TSMC 0.25 μ m CMOS, can be easily extended to other deep submicron technologies.

ACKNOWLEDGMENT

The authors are grateful to G. Anelli (CERN), V. Radeka (BNL), and A. Dragone (Bari Polytechnic) for helpful discussions.

REFERENCES

- [1] M. Campbell, G. Anelli, E. Cantatore, F. Faccio, E. H. M. Heijne, P. Jarron, J. C. Santiard, W. Snoeys, and K. Wyllie, "An introduction to deep submicron CMOS for vertex applications," *Nucl. Instrum. Methods*, vol. A473, pp. 140–145, 2001.
- [2] G. Anelli, F. Faccio, S. Florian, and P. Jarron, "Noise characterization of a 0.25 μ m CMOS technology for LHC experiments," *Nucl. Instrum. Methods*, vol. A457, pp. 361–368, 2001.
- [3] M. Manghisoni, L. Ratti, V. Re, and V. Speziali, "Submicron CMOS technologies for low-noise analog front-end circuits," *IEEE Trans. Nucl. Sci.*, vol. 49, pp. 1783–1790, 2002.
- [4] V. Radeka, "Semiconductor position-sensitive detectors," *Nucl. Instrum. Methods*, vol. A226, pp. 209–218, 1984.
- [5] E. Gatti and P. F. Manfredi, "Processing the signals from solid-state detectors in elementary particle physics," *La Rivista del Nuovo Cimento*, vol. 9, pp. 1–147, 1986.
- [6] V. Radeka, "Low noise techniques in detectors," *Ann. Rev. Nucl. Part. Sci.*, vol. 38, pp. 217–277, 1988.
- [7] E. Gatti, M. Sampietro, and P. F. Manfredi, "Optimum filters for detector charge measurements in presence of $1/f$ noise," *Nucl. Instrum. Methods*, vol. A287, pp. 513–520, 1990.
- [8] S. Okhawa, M. Yoshizawa, and K. Husimi, "Direct synthesis of the Gaussian filter for nuclear pulse amplifiers," *Nucl. Instrum. Methods*, vol. 138, pp. 85–92, 1976.
- [9] W. M. C. Sansen and Z. Y. Chang, "Limits of low noise performance of detector readout front ends in CMOS technology," *IEEE Trans. Circuits Syst.*, vol. 37, pp. 1375–1382, 1990.
- [10] Y. Hu, J. D. Berst, and W. Dulinski, "Semiconductor position-sensitive detectors," *Nucl. Instrum. Methods*, vol. A378, pp. 589–593, 1996.
- [11] C. G. Jakobson and Y. Nemirovsky, "CMOS low-noise switched charge sensitive preamplifier for CdTe and CdZnTe X-ray detectors," *IEEE Trans. Nucl. Sci.*, vol. 44, pp. 20–25, 1997.
- [12] G. De Geronimo and P. O'Connor, "A CMOS detector leakage current self-adaptable continuous reset system: Theoretical analysis," *Nucl. Instrum. Methods*, vol. A421, pp. 322–333, 1999.
- [13] T. H. Lee, G. Cho, H. J. Kim, S. W. Lee, W. Lee, and H. Han, "Analysis of $1/f$ noise in CMOS preamplifier with CDS circuit," *IEEE Trans. Nucl. Sci.*, vol. 49, pp. 1819–1823, 2002.
- [14] OrCAD [Online]. Available: www.orcad.com
- [15] BSIM Official Page [Online]. Available: www-device.eecs.berkeley.edu/~bsim3/
- [16] B. Wang, J. R. Hellums, and C. G. Sodini, "MOSFET thermal noise modeling for analog integrated circuits," *IEEE J. Solid-State Circuits*, vol. 29, pp. 833–835, 1994.
- [17] Y. Tsididis, *Operation and Modeling of the MOS Transistor*, 2nd ed. New York: McGraw-Hill, 1999, pp. 414–427.

- [18] C. C. Enz and E. A. Vittoz, "MOS transistor modeling for low-voltage and low-power analog IC design," *Microelectron. Eng.*, vol. 39, pp. 59–76, 1997.
- [19] D. Flandre, D. Levacq, and L. Vancaillie, EKV formulation of major analog MOS parameters in bulk Si and SOI technologies, pp. 71–72, 2002.
- [20] G. Knoblinger, P. Klein, and U. Baumann, "Thermal channel noise of quarter and sub-quarter micron NMOS FET's," in *Proc. IEEE Int. Conf. Microelectronic Test Structures*, 2000, pp. 95–98.
- [21] V. Re, I. Bietti, R. Castello, M. Manghisoni, V. Speziali, and F. Svelto, "Experimental study and modeling of the white noise sources in submicron p- and n-MOSFETs," *IEEE Trans. Nucl. Sci.*, vol. 48, pp. 1577–1586, 2001.
- [22] K. Han, H. Shin, and K. Lee, "Analytical drain thermal noise current model valid for deep submicron MOSFETs," *IEEE Trans. Electron Devices*, vol. 51, pp. 261–269, 2004.
- [23] The MOSIS Service [Online]. Available: <http://www.mosis.org/>
- [24] G. Anelli, M. Campbell, M. Delmastro, F. Faccio, S. Florian, A. Giraldo, E. Heijne, P. Jarron, K. Kloukinas, A. Marchioro, P. Moreira, and W. Snoeys, "Radiation tolerant VLSI circuits in standard deep submicron CMOS technologies for the LHC experiments," *IEEE Trans. Nucl. Sci.*, vol. 46, pp. 1690–1696, 1999.
- [25] P. F. Manfredi and V. Re, "Trends in the design of spectroscopy amplifiers for room temperature solid state detectors," *IEEE Trans. Nucl. Sci.*, vol. 51, pp. 1182–1190, 2004.
- [26] P. F. Manfredi, M. Manghisoni, L. Ratti, V. Re, and V. Speziali, "Resolution limits achievable with CMOS front-end in X- and γ -ray analysis with semiconductor detectors," *Nucl. Instrum. Methods*, vol. A512, pp. 167–178, 2003.
- [27] J. F. Pratte, G. De Geronimo, S. Junnarkar, P. O'Connor, B. Yu, S. Robert, V. Radeka, C. Woody, S. Stoll, P. Vaska, A. Kandasamy, R. Lecomte, and R. Fontaine, "Front-end electronics for the RatCAP mobile animal PET scanner," *IEEE Trans. Nucl. Sci.*, vol. 51, pp. 1318–1323, 2004.
- [28] V. Re, M. Manghisoni, L. Ratti, V. Speziali, and L. Traversi, "Survey of noise performances and scaling effects in deep submicron CMOS devices from different foundries," in *Proc. IEEE 2004 NSS*.
- [29] Z. Y. Chang and W. Sansen, "Effect of $1/f$ noise on the resolution of CMOS analog readout systems for microstrip and pixel detectors," *Nucl. Instrum. Methods*, vol. A305, pp. 553–560, 1991.
- [30] J. Chang, A. A. Abidi, and C. R. Viswanathan, "Flicker noise in CMOS transistors from subthreshold to strong inversion at various temperatures," *IEEE Trans. Electron Devices*, vol. 41, pp. 1965–1971, 1994.
- [31] T. Boutchacha, G. Ghibaudo, and B. Belmekki, "Study of low frequency noise in the $0.18\ \mu\text{m}$ silicon CMOS transistors," in *Proc. IEEE Int. Conf. Microelectronic Test Structures*, 1999, pp. 84–88.
- [32] Y. Nemirovsky, I. Brouk, and C. G. Jacobson, " $1/f$ noise in CMOS transistors for analog applications," *IEEE Trans. Electron Devices*, vol. 48, pp. 921–927, 2001.
- [33] H. V. Deshpande, B. Cheng, and J. C. S. Woo, "Analog device design for low power mixed mode applications in deep submicron CMOS technology," *IEEE Electron Device Lett.*, vol. 22, pp. 588–590, 2001.
- [34] G. De Geronimo, J. Fried, P. O'Connor, V. Radeka, G. C. Smith, C. Thorn, and B. Yu, "Front-end ASIC for a GEM base time projection chamber," *IEEE Trans. Nucl. Sci.*, vol. 51, pp. 1312–1317, 2004.
- [35] G. De Geronimo, G. Carini, W. S. Murray, and P. O'Connor, "Front-end ASIC for co-planar grid sensors," *Proc. IEEE*, 2004. RTSD.