

# Po Jui (Elton) Shih

---

CONTACT INFORMATION	Computer Science Building (K17), Engineering Rd UNSW Sydney, Kensington, NSW, Australia 2052	eshih.pj@gmail.com beeb.page
RESEARCH FOCUS	<i>computer architecture, embedded systems, hardware acceleration, computer networks, bioinformatics</i>	
EDUCATION	<b>University of New South Wales</b> , Sydney, Australia B.Eng. (Class I Honours in Computer Engineering), WAM: 84/100 <ul style="list-style-type: none"><li>Thesis title: <i>Hardware Accelerated Real-Time Selective Genome Sequencing</i></li><li>Advisor: <i>Prof. Sri Parameswaran</i></li><li>Selected Coursework: <i>Digital Circuits and Systems, Computer Architecture, Extended Operating Systems, Extended Algorithms and Programming Techniques, Design Project B (Hardware Accelerator Design), Mobile Data Networking</i></li></ul>	Feb 2018 - Dec 2021
HONORS AND AWARDS	First Class Honours, <i>UNSW Faculty of Engineering</i> Outstanding Undergraduate Thesis, <i>UNSW School of CSE (one of 10)</i> Dean's Honours List, <i>UNSW Faculty of Engineering</i>	2021 2021 2018, 2019, 2020
PUBLICATIONS	<i>Peer-reviewed Journal Articles</i> <b>Efficient real-time selective genome sequencing on resource-constrained devices.</b> Po Jui Shih, Hassaan Saadat, Sri Parameswaran, and Hasindu Gamaarachchi. <i>GigaScience</i> 12 (2023): giad046.	
TALKS	<i>Poster Presentation</i> <b>Efficient real-time selective genome sequencing on resource-constrained devices.</b> Po Jui Shih, Hassaan Saadat, Sri Parameswaran, and Hasindu Gamaarachchi. <i>Australian Bioinformatics And Computational Biology Society Conference (ABACBS), Dec 2023</i> <b>Hardware accelerated real-time selective genome sequencing</b> Po Jui Shih. <i>Outstanding Undergraduate Thesis Showcase, UNSW School of CSE, Dec 2021</i>	
WORK AND RESEARCH EXPERIENCE	<b>Audinate</b> , Sydney, Australia <i>Research Engineer II</i> <i>Research Engineer I</i> <i>Research and Development Engineering Intern</i> <i>Research and Development Engineering Intern</i> <i>Research and Development Engineering Intern</i>  <b>School of CSE, UNSW</b> , Sydney, Australia <i>Casual Academic</i>  <b>Embedded Systems Research Group, UNSW</b> , Sydney, Australia <i>Undergraduate Researcher</i> <ul style="list-style-type: none"><li>Worked on accelerating selective genome sequencing on resource-constrained edge devices through hw-sw co-design [GigaScience 2023]</li><li>Supervisor: Prof. Sri Parameswaran (co-advised by Dr. Hasindu Gamaarachchi, and Dr. Hassaan Saadat)</li></ul>	Aug 2022 - present Jan 2022 - Aug 2023 Winter 2021 Summer 2020 Summer 2019       Feb 2020 - Present  Nov 2020 - May 2022

TEACHING EXPERIENCE	<p><b>23T3, COMP3601 Design Project A</b>, UNSW, Sydney, Australia Guest Lecturer. Content includes: <i>MPSoC, FPGA, device drivers, embedded systems</i></p> <p><b>23T2, DESN2000 Eng Design &amp; Prof Practice (COMP)</b>, UNSW, Sydney, Australia Academic Tutor &amp; Guest Lecturer, 51 students. Content includes: <i>AVR ISA, embedded systems, computer architecture</i></p> <p><b>22T3, COMP3601 Design Project A</b>, UNSW, Sydney, Australia Course Coordinator &amp; Guest Lecturer, 46 students. Content includes: <i>hw-szw co-design, FPGA, device drivers, audio signal processing</i></p> <p><b>21T3, COMP3601 Design Project A</b>, UNSW, Sydney, Australia Academic Tutor, 48 students. Content includes: <i>hw-szw co-design, cryptography hardware accelerator, approx. arithmetic</i></p> <p><b>21T2, COMP1521 Computer Systems Fundamentals</b>, UNSW, Sydney, Australia Academic Tutor &amp; Lab Assistant, 46 students. Content includes: <i>MIPS ISA, C programming language, UNIX, POSIX</i></p> <p><b>20T1, COMP2121 Microprocessor and Interfacing</b>, UNSW, Sydney, Australia Academic Tutor, 43 students. Content includes: <i>AVR ISA, embedded systems, computer architecture</i></p>
ADVISING	<p><b>Undergraduate Honours Students</b> Katelyn Mak (with H. Gamaarachchi), UNSW, 2023-</p>
PROFESSIONAL SERVICES	<p><b>External Reviewer:</b> ASP-DAC 2024</p>
OPEN-SOURCE SOFTWARE	<p><b>HARU:</b> A hw-sw co-design for real-time selective sequencing on low-cost edge devices. <a href="#">[Github]</a>  <b>sigfish-haru:</b> A fast selective sequencing software using HARU for acceleration. <a href="#">[Github]</a>  <b>RUscripts-R9:</b> An upgraded RUscripts supporting Python3, R9 flowcell, slow5 and more. <a href="#">[Github]</a>  <b>HARU-HLS:</b> An early POC for HARU using HLS (HW) and client-server architecture (SW). <a href="#">[Github]</a></p>
COMPUTER SKILLS	<p>Programming languages: <i>C/C++, VHDL, Verilog, Python, Go</i>  Tools: <i>Vivado, Vitis HLS, Chisel, PetaLinux, Yocto, Buildroot, Matlab, Wireshark</i>  RTOS: <i>Zephyr RTOS, FreeRTOS, ThreadX</i>  Microprocessor architectures: <i>ARM, RISC-V, AVR, MIPS, Xtensa</i>  Others: <i>eXpress Data Path (XDP), BPF, JTAG &amp; OpenOCD</i></p>
OTHER/PERSONAL	<p>Languages: <i>English</i> (native proficiency), <i>Traditional Chinese Mandarin</i> (native proficiency)  Citizenship: <i>Australian</i></p>