


Efficient real-time selective genome sequencing on resource-constrained devices

<u>Po Jui Shih</u>¹, Hassaan Saadat², Sri Parameswaran³, and Hasindu Gamaarachchi^{1,4}

¹School of Computer Science and Engineering, UNSW, Sydney ²School of Electrical Engineering and Telecommunications, UNSW, Sydney ³School of Electrical and Information Engineering, University of Sydney, Sydney ⁴Kinghorn Centre for Clinical Genomics, Garvan Institute of Medical Research, Sydney

Introduction


Nanopore sequencers provide portable long-read sequencing and the ability to access, analyse, and filter reads in real-time → Read Until



Steps:

- Channel starts sequencing a DNA strand
- Host machine performs **real-time analysis** as we sequence
- If analysis results is to "skip", reject the strand
- If analysis results is to "continue", let the pore finish sequencing

Typical analysis flow



Problem Existing analysis pipelines are compute-intensive \rightarrow costly compute hardware requirements! **Signal-alignment Read Until Base-alignment Read Until** Base query Read Until AP ACGT **Read Until API** ACGT ... AC Reference Base **Synthetic Reference** AAAAA 12 AAAAC 21 Alignment

+ Score → Doesn't keep up with the sequencing rate

Position

Alignment ACGTACGT ... ACTC **Position** + Score

→ Requires high-performance computing systems & high-end GPUs



High energy consumption Not portable at all Expensive and inaccessible

Read

<u>U</u>ntil



Our goal Real-time analysis on an SoC for Read Until on Nanopore Sequencers!


- → Low energy
- → Ultra portable and accessible
- → Scalable & adaptive to future sequencing advancements
- → Fully working from end-to-end
- → HIGH THROUGHPUT!



System Design and Methodologies


HARU Overview

HARU is a signal-alignment hardware-software co-design pipeline for Read Until. It features an efficient subsequence dynamic time warping (sDTW) hardware accelerator running in the FPGA of an AMD Zynq MPSoC (an SoC with an ARM processor and FPGA).




Subsequence DTW

- Finds the optimal (warped) alignment of a subsequence to reference
- → sequences are represented in raw signal values (as opposed to bases) → computationally intensive! Naively quadratic for both space and time complexity
- → takes up 98% of processing time for signal-alignment Read Until!



Base-alignment (e.g. SmithWatermann) execution is similar to signal-alignment but requires basecalling (expensive). With enough optimization and acceleration effort, signal-alignment is more direct!



5. Obtain alignment 1. Target reference 4. sDTW global 2. Squiggle read 3. Squiggle alignment in FPGA from slow5 format results and decide genome preparation preprocessing **Before sequencing ARM Quad-core A53** Strand Head Strand Tail Motor protein, ACGT ... AC Sigfish-HARU barcode, etc. K-mer model AAAAA 12 AAAAC 21 AXI-Stream TTTTT 31 AXI-Slave AXIs-Master trimmed! (affects accuracy) Data Sink **Synthetic Reference ▶** Status Control used for analysis → normalize, convert to fixed point → sent to accelerator FIFO Query Sample Core sDTW Score Updater position Cycle Counter HARU's sDTW accelerator **Optimizations** → score → Column cells computed in parallel (via pipelining) **Processing Element** → fixed-point data & tuned scaling factor (reduce computation cost) → data reusing, no backtracing (keeping only necessary data of the DP memoization) Becomes a chain of Processing Elements (PEs) sliding through the reference (linear) Min3 Algorithm 2: Memory-efficient subsequence DTW Output: position, score 1 C: array of size M + 1 initialised to ∞ ; **AMD Kria AI Starter Kit (249 USD)** $nw \leftarrow C[1]$ $\overline{C[i] := abs(x[i] - y[j]) + min(n, nw, w);}$ Scan to access paper nw := w;w := C[i+2];and codebase $score \leftarrow C[M]$ 18 end https://doi.org/10.1093/gigascience/giad046 Sigfish-HARU

HARU Co-Design Execution Breakdown

Results and Outcomes

Processing capability (HARU vs sDTW implementations) SAR-CoV-2 RFC1 1000 Reference size: 29,898 Reference size: 128,915 Query size: 250 events Query size: 250 events Trimmed prefix: 50 events Trimmed prefix: 50 events 600 200 Opti-RU HARU RUscripts Opti-RU Opti-RU RUscripts Opti-RU Opti-RU Opti-RU (SW) (SW + FPGA)**Desktop** - Intel Core i9-10850K (10 cores, 32GB RAM) **HPC** – Intel Xeon Gold 6154 (36 cores, 377GB RAM) **HARU** (RFC1) MPSoC – ARM Cortex A53 (4 cores, 4GB RAM) (SARS-CoV-2) Speedups (HARU vs): Desktop ■ RUScripts [1] @HPC→ 85.8 x ■ Optimized RUScripts @Desktop \rightarrow 6.6 x Desktop (SARS-CoV-2) • Optimized RUScripts @HPC \rightarrow 2.5 x Smaller, cheaper, but higher throughput! Event detection

