


Project #1

April 1, 2021

- Due: 11:59pm 11 Apr.
- Goal: To build the 7-segment display circuit.
- Build the circuit using the **HardwareSimulator**. You can download the necessary files (**hdlempty.zip**) from MS Teams.
 - **Encoder16.tst**: Test script. DO NOT modify this file.
 - **Encoder16.cmp**: Correct result file. DO NOT modify this file.
 - **Encoder16.hdl**: Complete the circuit.
 - **Decoder7Seg.tst**: Test script. DO NOT modify this file.
 - **Decoder7Seg.cmp**: Modify the output by setting all X's to correct values (1 or 0) which is the same as the truth table of (Table 2).
(NOTE: You should modify only the X letters not other characters including white spaces. Otherwise you may get an error.)
 - **Decoder7Seg.hdl**: Complete the circuit.
 - **Seg7.tst**: DO NOT modify this file.
 - **Seg7.cmp**: Modify the output of the file which should be the same as the output of **Decoder7Seg.cmp**.
(NOTE: You should modify only the X letters not other characters including white spaces. Otherwise you may get an error.)
 - **Seg7.hdl**: DO NOT modify this file.
- **Seg7.hdl**
 - input: 16 buttons (**in[0]–in[15]**) associated with numbers 0–15
 - output: a 7-segment display components (**out[0]–out[6]**) displaying the corresponding input (hexadecimal) numbers below. (Number 1 is aligned on the right.)

0	1	2	3	4	5	6	7	8	9	a	b	c	d	e	f
0	1	2	3	4	5	6	7	8	9	a(10)	b(11)	c(12)	d(13)	e(14)	f(15)

- Note that our display is different from the typical hexadecimal display, e.g., (image courtesy of Wikipedia.)



- The circuit MUST be composed of two parts:
 - * 16-to-4 encoder (Encoder16.hdl)
 - * 7-segment decoder (Decoder7Seg.hdl)

- Encoder16.hdl

- The truth table for the 16-to-4 encoder:

in																out			
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	3	2	1	0
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	1
0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	1	0
0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	1	1
0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	1	0	0
0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	1	0	1
0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	1	1	0
0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	1	1	1
0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	1	0	0	0
0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	1	0	0	1
0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	1	0	1	0
0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	1	0	1	1
0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	1	1	0	0
0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	0	1
0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	0
1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1

- For this circuit, you do not need to take care of invalid inputs not listed in the truth table.

* Analysis

in																out			
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	3	2	1	0
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0
0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	1
0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	1	0
0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	1	1
0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	1	0	0
0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	1	0	1
0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	1	1	0
0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	1	1	1
0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	1	0	0	0
0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	1	0	0	1
0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	1	0	1	0
0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	1	0	1	1
0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	1	1	0	0
0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	0	1
0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	0
1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1

⇒ 0이 많은 sparse한 형태.


$in[2], in[4], \dots, in[14] \rightarrow XOR!$ 같이? OR을 하면 안됨.
 $out[0] = in[1] + in[3] + in[5] + \dots + in[15]$

$out[1] = in[2] + in[3] + in[6] + in[7] + in[10] + in[11] + in[14] + in[15]$


$out[2] = in[4] + \dots + in[7] + in[12] + \dots + in[15]$

$out[3] = in[8] + \dots + in[15]$
 $in[0]$

$in[1] \sim in[15]$ 는 all different: for $i, j \in [0, 15], i \neq j$
 $\rightarrow \forall XOR$ 한 번만 1.



in				out							
3	2	1	0	6	5	4	3	2	1	0	
w	x	y	z	A	B	C	D	E	F	G	
0	0	0	0	1	1	1	1	1	1	0	
0	0	0	1	0	1	1	0	0	0	0	
0	0	1	0	1	1	0	1	1	0	1	
0	0	1	1	1	1	1	1	0	0	1	
0	1	0	0	0	1	1	0	0	1	1	
0	1	0	1	1	0	1	1	0	1	1	
0	1	1	0	1	0	1	1	1	1	1	
0	1	1	1	1	1	1	0	0	1	0	
1	0	0	0	1	1	1	1	1	1	1	
1	0	0	1	1	1	1	1	0	1	1	
1	0	1	0	1	1	1	1	1	0	1	
1	0	1	1	0	0	1	1	1	1	1	
1	1	0	0	0	0	0	1	1	0	1	
1	1	0	1	0	1	1	1	1	0	1	
1	1	1	0	1	1	0	1	1	1	1	
1	1	1	1	1	0	0	0	1	1	1	



④

$$\begin{pmatrix} 0000 \\ 0001 \\ 0111 \end{pmatrix}^c$$

$$F = \bar{w}x\bar{y}$$

wz \ yz	00	01	11	10
00	0	1	1	1
01	0	1	1	1
11	1	0	1	1
10	1	1	1	1

$$F = \bar{w}\bar{x}y$$

$$F = \bar{w}y\bar{z}$$

$$\therefore F_G = w + \bar{w}x\bar{y} + \bar{w}\bar{x}y + \bar{w}y\bar{z}$$

$$w + \bar{w} \cdot (x \oplus y) + \bar{w}y\bar{z}$$

⑤

$$\begin{pmatrix} 0001 \\ 0010 \\ 0011 \\ 1010 \\ 1100 \\ 1101 \end{pmatrix}^c$$

$$F = \bar{x}\bar{y}\bar{z}$$

wz \ yz	00	01	11	10
00	1	1	0	1
01	0	1	0	1
11	0	1	1	1
10	0	1	1	0

$$F = \bar{w}x$$

$$F = wx\bar{y}$$


$$F = w\bar{x}z$$

$$\therefore F_F = \bar{w}x + wx\bar{y} + w\bar{x}z + \bar{x}\bar{y}\bar{z}$$

$$= x(\bar{w} + w\bar{y}) + w\bar{x}z + \bar{x}\bar{y}\bar{z}$$

⑥


$\begin{pmatrix} 0001 \\ 0011 \\ 0100 \\ 0101 \\ 0111 \\ 1001 \end{pmatrix}^c$



$$\begin{aligned} \therefore F_E &= wx + w\bar{x}y + \bar{w}y\bar{z} + \bar{x}\bar{y}\bar{z} \\ &= wx + y(w\bar{x} + \bar{w}\bar{z}) + \bar{x}\bar{y}\bar{z} \end{aligned}$$

⑦


$\begin{pmatrix} 0001 \\ 0100 \\ 0111 \\ 1111 \end{pmatrix}^c$



$$\begin{aligned} F_D &= w\bar{y} + \bar{x}\bar{y}\bar{z} + \bar{x}\bar{y}z + \bar{x}y + x\bar{y}\bar{z} \\ &= w\bar{y} + \bar{x}\bar{y}\bar{z} + \bar{x}y + x(\bar{y}\bar{z}) \\ &= \bar{y}(w + \bar{x}\bar{z}) + \bar{x}y + x(\bar{y}\bar{z}) \end{aligned}$$

(C)


$$\begin{pmatrix} 0 & 0 & 1 & 0 \\ 1 & 1 & 0 & 0 \\ 1 & 1 & 1 & 0 \\ 1 & 1 & 1 & 1 \end{pmatrix}^C$$



$$\begin{aligned} F_C &= \bar{w}y\bar{z} + x\bar{y}z + \overline{w\bar{x}\bar{z}} + \overline{\bar{x}z} + \bar{w}xy \\ &= \bar{w}(xy + \bar{y}\bar{z}) + \bar{x}(w\bar{z} + z) + x\bar{y}z \end{aligned}$$

(B)


$$\begin{pmatrix} 0 & 1 & 0 & 1 \\ 0 & 1 & 1 & 0 \\ 1 & 0 & 1 & 1 \\ 1 & 1 & 0 & 0 \\ 1 & 1 & 1 & 1 \end{pmatrix}^C$$



$$\begin{aligned} F_B &= w(y\bar{z} + z) + \bar{w}(yz + \bar{y}\bar{z}) + \bar{w}\bar{x} + w\bar{x}\bar{y} \\ &= w(y\bar{z} + z) + \bar{w}(\bar{y} + yz) + \bar{x}(\bar{w} + w\bar{y}) \end{aligned}$$

A

$$\begin{pmatrix} 0001 \\ 0100 \\ 1011 \\ 1100 \\ 1201 \end{pmatrix}^C$$




$$F_A = y(\bar{w}\bar{x} + wx) + y\bar{z} + \overbrace{x\bar{y}\bar{z}}^{\bar{x}\bar{y}(w+\bar{z})} + w\bar{x}\bar{y} + \bar{w}xz$$

$$= y(\bar{w}x + wx) + \bar{x}y(w + \bar{z}) + y\bar{z} + \bar{w}xz$$

- Decoder7Seg.hdl

- The 7-segment display is composed of the following 8 segments, but we only use the 7 segments A–G below. (Do not confuse those pin names A–G with the hexadecimal numbers A–F.)



- The truth table for the 7-segment decoder (You need to complete the table yourself in Decoder7Seg.cmp.) Note that out[0]–out[6] correspond with A–G above in **reverse order**. See the table below.

in				out							
3	2	1	0	6	5	4	3	2	1	0	
				A	B	C	D	E	F	G	
0	0	0	0	X	X	X	X	X	X	X	
0	0	0	1	X	X	X	X	X	X	X	
0	0	1	0	X	X	X	X	X	X	X	
0	0	1	1	X	X	X	X	X	X	X	
0	1	0	0	X	X	X	X	X	X	X	
0	1	0	1	X	X	X	X	X	X	X	
0	1	1	0	X	X	X	X	X	X	X	
0	1	1	1	X	X	X	X	X	X	X	
1	0	0	0	X	X	X	X	X	X	X	
1	0	0	1	X	X	X	X	X	X	X	
1	0	1	0	X	X	X	X	X	X	X	
1	0	1	1	X	X	X	X	X	X	X	
1	1	0	0	X	X	X	X	X	X	X	
1	1	0	1	X	X	X	X	X	X	X	
1	1	1	0	X	X	X	X	X	X	X	
1	1	1	1	X	X	X	X	X	X	X	

- Note

AND, OR, NOT, XOR

- You can use any gate provided by nand2tetris.
- You don't have to minimize the number of gates used. As long as it works, you're ok.