

Department of Electrical Engineering and Technology



College of Engineering and Technology

Mindanao State University – Iligan Institute of Technology

Laboratory Report 3 - Pattern Identifier

In partial fulfillment for the course

ECE 134.1 —Introduction to Digital VLSI Design Laboratory

Submitted to

Prof. Kevin O. Maglinte

Faculty, DEET

COET, MSU - IIT

Submitted by

Bryan Jeff C. Saycon

2018-0807

BS ECE - IV

INTRODUCTION

Verilog is a Hardware Description Language (HDL). It is a language used for describing a digital system like a network switch or a microprocessor or a memory or a flip-flop. It means, by using a HDL we can describe any digital hardware at any level. Designs, which are described in HDL are independent of technology, very easy for designing and debugging, and are normally more useful than schematics, particularly for large circuits. In this particular activity, we design a Pattern Identifier uniquely patterned to the last 4 digits of the ID Number using Quartus Prime Lite Edition using the lessons discussed in the Laboratory.

OBJECTIVES


Use Quartus Prime Lite Edition and ModelSim in coding (in Verilog HDL format), compiling, and simulation of a system.

Program a Pattern Identifier unique to the last 4 digits of ID Number.

Discuss the simulation process using screen record and voice-over.

FSM DIAGRAM

In this FSM diagram *d* variable is the *data_in* component in verilog code, for simplification.



PATTERN IDENTIFIER MAIN MODULE CODE

```
≡ pattern_identifier.v ×
≡ pattern_identifier.v
      module pattern_identifier (clk,
                                            state,
                                            data_in,
                                            rst_n,
                                            next_state);
       input clk;
      input data_in;
      input rst_n;
      output hit;
      output [4:0] state;
      output [4:0] next_state;
      wire clk;
      wire rst_n;
      wire [4:0] data_in;
      reg [4:0] next_state;
      reg [4:0] state;
      reg hit;
      parameter [4:0] idle = 4'd1;
      parameter [4:0] state1 = 4'd2;
      parameter [4:0] state2 = 4'd3;
      parameter [4:0] state3 = 4'd4;
      parameter [4:0] target = 4'd5;
      always @(*)
      case (state)
          idle: if (data_in == 0)
                     begin next_state = state1;
                      begin next_state = idle;
          state1: if (data_in == 8)
                         begin next_state = state2;
                      else if (data in == 0)
                                 begin next_state = state1;
                          begin next_state = idle;
          state2: if (data_in == 0)
                          begin next_state = state3;
                         begin next_state = idle;
          state3: if (data_in == 7)
                         begin next_state = target;
                      else if (data_in == 0)
                         begin next_state = state1;
```


```
begin next_state = idle;
         target: if (data_in == 0)
                       begin next_state = state1;
                       begin next_state = idle;
         default: next_state = idle;
      always @(posedge clk)
         if(!rst_n)
            state <= idle;
            state <= next_state;
81
81
82
      always @ (*)
83
      begin
           case (state)
85
                idle: hit = 1'h0;
86
                state1: hit = 1'h0;
                state2: hit = 1'h0;
87
                state3: hit = 1'h0;
                target: hit = 1'h1;
                default: hit = 1'h0;
           endcase
92
      end
93
94
      endmodule
95
96
99
```


TEST BENCH CODE

```
≡ pattern identifier tb.v
      timescale 1ns/1ps
     module pattern_identifier_tb();
     reg clk;
     reg rst_n;
     reg [4:0] data_in;
     wire hit;
     wire [4:0] state;
10
     wire [4:0] next_state;
11
12
     initial
13
14
     begin
15
          clk = 0;
          rst_n = 0;
17
18
      #10 data_in = 1;
19
           rst_n = 1;
20
21
     #20 data_in = 5;
22
     #20 data in = 8;
23
     #20 data_in = 0;
     #20 data_in = 8;
24
25
     #20 data in = 0;
     #20 data in = 7;
26
27
     #20 data_in = 1;
28
     #20 data_in = 5;
     #20 data_in = 9;
29
     #20 data_in = 3;
30
```

```
#20 data_in = 0;
#20 data_in = 0;
#20 data_in = 8;
#20 data_in = 0;
#20 data_in = 1;
#20 data_in = 6;
#20 data_in = 0;
#20 data_in = 8;
#20 data_in = 0;
#20 data_in = 7;
#20 data_in = 9;
#20 data_in = 4;
#20 data_in = 7;
#20 data_in = 9;
#20 data_in = 1;
#20 data_in = 3;
#20 data_in = 6;
#20 data_in = 0;
#20 data_in = 7;
#20 $finish;
always #10 clk = ~clk;
pattern_identifier dut(.clk(clk),
                                  .state(state),
                                  .data_in(data_in),
                                  .hit(hit),
                                  .rst_n(rst_n),
                                  .next_state(next_state));
```

RESULTS





CONCLUSION

The program might seem a bit complicated considering it aims to detect a 4 digit pattern in consecutive order. Its algorithm is actually simpler than I thought, the system doesn't actually care about the previous digits no matter how many digits it actually ran to, it only emphasizes the current state and what state to transition to with the data entry the user inputs. With the conditions we set to identify each state in relay to the target hit, the algorithm only cares about the data entry and how the state reacts to the data inputted by the user.

LABORATORY QUESTION

What are the three main parts of a Finite State Machine code?

- 1. State
- 2. Actions
- 3. Transitions