

Department of Electrical Engineering and Technology



College of Engineering and Technology

Mindanao State University – Iligan Institute of Technology

Laboratory Report 2 - Vending Machine

In partial fulfillment for the course

ECE 134.1 —Introduction to Digital VLSI Design Laboratory

Submitted to

Prof. Kevin O. Maglinte

Faculty, DEET

COET, MSU - IIT

Submitted by

Bryan Jeff C. Saycon

2018-0807

BS ECE - IV

INTRODUCTION

Verilog is a Hardware Description Language (HDL). It is a language used for describing a digital system like a network switch or a microprocessor or a memory or a flip-flop. It means, by using a HDL we can describe any digital hardware at any level. Designs, which are described in HDL are independent of technology, very easy for designing and debugging, and are normally more useful than schematics, particularly for large circuits. In this particular activity, we design a 3-peso cost item Vending Machine using Quartus Prime Lite Edition using the lessons discussed in the Laboratory.

OBJECTIVES

Use Quartus Prime Lite Edition and ModelSim in coding (in Verilog HDL format), compiling, and simulation of a system.

Properly design a 3-peso cost item Vending Machine with 1-Peso input and 5-peso input.

Discuss the simulation process using screen record and voice-over.


COUNTER VERILOG CODE

```
31
    module vendo_3p (clk,
                                                   32
                                                         parameter state_A = 3'b000;
 6
7
                             reset,
                                                         parameter state_B = 3'b001;
                                                   33
                             p1,
                                                   34
                                                         parameter state_C = 3'b010;
 8
                             р5,
                                                         parameter state_D = 3'b011;
parameter state_E = 3'b100;
parameter state_F = 3'b101;
                                                   35
 9
                             disp,
                                                   36
10
                             change,
                                                   37
11
                             cstate,);
                                                   38
12
                                                        ⊟always @ (posedge clk) begin
                                                   39
13
      input reset;
                                                   40
                                                             if (reset)
      input clk;
14
                                                   41
                                                                 cstate <= 3'b000;
15
      input p1;
                                                   42
16
      input p5;
                                                   43
44
                                                                 cstate <= nstate;</pre>
17
                                                              end
18
      output disp;
                                                   45
19
      output change;
                                                   46
20
      output [2:0] cstate;
                                                   47
                                                          //next state assignment
21
                                                   48
                                                        ⊟always @ (*) begin
22
23
24
      wire reset;
                                                   49
      wire clk;
                                                   50
                                                             case (cstate)
                                                        51
52
      wire p1;
25
      wire p5;
                                                                 state_A: case ({p5, p1})
26
27
                                                   53
                                                                        b01: nstate <= state_B;
                                                   54
      reg disp;
                                                                      2'b10: nstate <= state_F;</pre>
28
      reg change;
                                                   55
                                                                     default: nstate <= state_A;</pre>
      reg [2:0] cstate;
reg [2:0] nstate;
                                                   56
29
                                                                             endcase
30
                                                      assign flag = (count == 8'd30);
assign zero = (count == 8'd0);
assign flag_reset = (flag_count == 8'd100);
                                                 63
                                                      endmodule
                                                 <
```

```
58
            state_B: case ({p5, p1})
59
               2'b01: nstate <= state_C:
                2'b10: nstate <= state_E;</pre>
60
61
               default: nstate <= state_B;</pre>
62
                      endcase
63
            state_C: case ({p5, p1})
64
65
                2'b01: nstate <= state_A;
                2'b10: nstate <= state_D;</pre>
66
67
               default: nstate <= state_C;</pre>
68
                      endcase
69
70
            state_D: nstate <= state_E;
71
            state_E: nstate <= state_F;</pre>
72
            state_F: nstate <= state_A:
73
            default: nstate <= state_A;</pre>
74
75
            endcase
76
77
                      end
78
79
     //output assignment
80
   □always @ (posedge clk) begin
81
82
               case (cstate)
    83
```

```
86
87
88
89
90
91
92
93
94
95
96
97
98
99
                                               change <= 1'b0; end
                                       endcase
                       endcase
101
102
                       103
104
105
106
107
108
                                         endcase
109
107
108
109
110
111
112
113
114
115
116
117
118
                            default: begin disp <= 1'b0;
change <= 1'b0; end
                                         endcase
                                       endcase
begin disp <= 1'b0;
change <= 1'b1; end
begin disp <= 1'b0;
change <= 1'b1; end
begin disp <= 1'b0;
                        state_D:
                        state E:
                        state F:
                                               change <= 1'b1; end
                        endcase
       endmodule
120
121
```

FSM DIAGRAM {p1, p5 / dispense, change}



TEST BENCH CODE

```
    vendo_3p_tb.v


      `timescale 1ns/1ps
     module vendo_3p_tb ();
     reg reset;
      reg clk;
      reg p1;
      reg p5;
     wire disp;
      wire change;
     wire [2:0] cstate;
      initial
      begin
          clk = 0;
          p5 = 0;
          p1 = 0;
          reset = 0;
      //press reset
      #10 \text{ reset} = 1;
      #10 reset = 0;
25
      #10 p1 = 1;
      #20 p1 = 0;
```

```
■ vendo_3p_tb.v


      //press reset
      #20 \text{ reset} = 1;
      #10 \text{ reset} = 0;
      //insert 3 pesos
      #10 p1 = 1;
      #30 p1 = 0;
      //press reset
      #20 \text{ reset} = 1;
      #10 \text{ reset} = 0;
      //insert 5 pesos
      #50 p5 = 1;
      #10 p5 = 0;
      #20 \text{ reset} = 1;
      #10 reset = 0;
      //insert 6 pesos
      #80 p1 = 1;
      #10 p1 = 0;
           p5 = 1;
      #10 p5 = 0;
      //press reset
      #20 \text{ reset} = 1;
      #10 reset = 0;
```

```
#50 p1 = 1;
#20 p1 = 0;
#10 p5 = 1;
#10 p5 = 0;
#100 reset = 1;
#10 reset = 0;
#50 $finish;
end
always #5 clk = ~clk;
vendo_3p dut(.clk(clk),
                 .reset(reset),
                 .p1(p1),
                 .p5(p5),
                 .disp(disp),
                 .change(change),
                 .cstate(cstate));
```


RESULTS




The screenshot above shows the dispense of a 3-peso cost item with three 1-peso coins inserted in the vending machine.



The screenshot above shows the dispense of the item with a 5-peso coin inputted in the machine, the result shows the machine drops 2 instances of change in response to 5 peso input for a 3-peso cost item.



The screenshot above shows the result of a 6-peso total input, first the user puts 1-peso coin then a 5-peso coin dispensing the item and 3 instances of change.



The screenshot above shows the result of a 7-peso total input, where the user puts two 1-peso coins then a 5-peso coin resulting in a dispensation of the 3-peso cost item and 4 instances of change.

CONCLUSION

The simulation of the program follows exactly what is formulated in the FSM Diagram. Everytime the input total reaches 3 it immediately dispenses the item and drops the change if it is 5, 6 or 7 in total which is already calculated in the FSM diagram. The program works fine for every instance as long as the counter doesn't reset interruptly to the input, then the program works just fine.

LABORATORY QUESTION

Why can't combinational circuits be modeled by Finite State Machines?

Combinational circuits can't be modeled by finite state machines because those types don't use memory. The logic behind finite state machines is that it takes several changes every clock cycle where the previous state of the input affects the output. And which is the reason it is not efficient on combinational circuits because of the absence of memory.