



Department of Electrical Engineering and Technology

College of Engineering and Technology

Mindanao State University – Iligan Institute of Technology



### Laboratory Report 3 - Pattern Identifier

In partial fulfillment for the course

**ECE 134.1** —Introduction to Digital VLSI Design Laboratory

Submitted to

**Prof. Kevin O. Maglinte**

Faculty, DEET

COET, MSU – IIT

Submitted by

**Bryan Jeff C. Saycon**

2018-0807

BS ECE – IV

## INTRODUCTION

Verilog is a Hardware Description Language (HDL). It is a language used for describing a digital system like a network switch or a microprocessor or a memory or a flip-flop. It means, by using a HDL we can describe any digital hardware at any level. Designs, which are described in HDL are independent of technology, very easy for designing and debugging, and are normally more useful than schematics, particularly for large circuits. In this particular activity, we design a Pattern Identifier uniquely patterned to the last 4 digits of the ID Number using Quartus Prime Lite Edition using the lessons discussed in the Laboratory.

## OBJECTIVES


Use Quartus Prime Lite Edition and ModelSim in coding (in Verilog HDL format), compiling, and simulation of a system.

Program a Pattern Identifier unique to the last 4 digits of ID Number.

Discuss the simulation process using screen record and voice-over.

## FSM DIAGRAM

In this FSM diagram  $d$  variable is the  $data\_in$  component in verilog code, for simplification.



## PATTERN IDENTIFIER MAIN MODULE CODE

pattern\_identifier.v ×

pattern\_identifier.v

```
1  module pattern_identifier (clk,
2      state,
3      data_in,
4      rst_n,
5      hit,
6      next_state);
7      input clk;
8      input data_in;
9      input rst_n;
10
11     output hit;
12     output [4:0] state;
13     output [4:0] next_state;
14
15     wire clk;
16     wire rst_n;
17     wire [4:0] data_in;
18
19     reg [4:0] next_state;
20     reg [4:0] state;
21     reg hit;
22
23     parameter [4:0] idle = 4'd1;
24     parameter [4:0] state1 = 4'd2;
25     parameter [4:0] state2 = 4'd3;
26     parameter [4:0] state3 = 4'd4;
27     parameter [4:0] target = 4'd5;
28
29     always @(*)
30     begin
31         case (state)
32             idle: if (data_in == 0)
33                 begin next_state = state1;
34                 end
35             else
36                 begin next_state = idle;
37                 end
38             state1: if (data_in == 8)
39                 begin next_state = state2;
40                 end
41             else if (data_in == 0)
42                 begin next_state = state1;
43                 end
44             else
45                 begin next_state = idle;
46                 end
47             state2: if (data_in == 0)
48                 begin next_state = state3;
49                 end
50             else
51                 begin next_state = idle;
52                 end
53             state3: if (data_in == 7)
54                 begin next_state = target;
55                 end
56             else if (data_in == 0)
57                 begin next_state = state1;
58                 end
```



```
59         else
60             begin next_state = idle;
61             end
62         target: if (data_in == 0)
63             begin next_state = state1;
64             end
65         else
66             begin next_state = idle;
67             end
68         default: next_state = idle;
69
70     endcase
71 end
72
73 always @(posedge clk)
74 begin
75     if(!rst_n)
76         state <= idle;
77     else
78         state <= next_state;
79 end
80
81
82 always @ (*)
83 begin
84     case (state)
85         idle: hit = 1'h0;
86         state1: hit = 1'h0;
87         state2: hit = 1'h0;
88         state3: hit = 1'h0;
89         target: hit = 1'h1;
90         default: hit = 1'h0;
91     endcase
92 end
93
94 endmodule
95
96
97
98
99
```

## TEST BENCH CODE

pattern\_identifier\_tb.v

```
1  `timescale 1ns/1ps
2
3  module pattern_identifier_tb();
4
5  reg clk;
6  reg rst_n;
7  reg [4:0] data_in;
8
9  wire hit;
10 wire [4:0] state;
11 wire [4:0] next_state;
12
13 initial
14 begin
15     clk = 0;
16     rst_n = 0;
17
18     #10 data_in = 1;
19     rst_n = 1;
20
21     #20 data_in = 5;
22     #20 data_in = 8;
23     #20 data_in = 0;
24     #20 data_in = 8;
25     #20 data_in = 0;
26     #20 data_in = 7;
27     #20 data_in = 1;
28     #20 data_in = 5;
29     #20 data_in = 9;
30     #20 data_in = 3;
31     #20 data_in = 0;
32     #20 data_in = 0;
33     #20 data_in = 8;
34     #20 data_in = 0;
35     #20 data_in = 1;
36     #20 data_in = 6;
37     #20 data_in = 0;
38     #20 data_in = 8;
39     #20 data_in = 0;
40     #20 data_in = 7;
41     #20 data_in = 9;
42     #20 data_in = 4;
43     #20 data_in = 7;
44     #20 data_in = 9;
45     #20 data_in = 1;
46     #20 data_in = 3;
47     #20 data_in = 6;
48     #20 data_in = 0;
49     #20 data_in = 7;
50     #20 $finish;
51 end
52
53 always #10 clk = ~clk;
54 pattern_identifier dut(.clk(clk),
55     .state(state),
56     .data_in(data_in),
57     .hit(hit),
58     .rst_n(rst_n),
59     .next_state(next_state));
60 endmodule
```

RESULTS



## **CONCLUSION**

The program might seem a bit complicated considering it aims to detect a 4 digit pattern in consecutive order. Its algorithm is actually simpler than I thought, the system doesn't actually care about the previous digits no matter how many digits it actually ran to, it only emphasizes the current state and what state to transition to with the data entry the user inputs. With the conditions we set to identify each state in relay to the target hit, the algorithm only cares about the data entry and how the state reacts to the data inputted by the user.

## **LABORATORY QUESTION**

What are the three main parts of a Finite State Machine code?

1. State
2. Actions
3. Transitions