



Department of Electrical Engineering and Technology

College of Engineering and Technology

Mindanao State University – Iligan Institute of Technology



## Laboratory Report

In partial fulfillment for the course

**ECE 134.1** —Introduction to Digital VLSI Design Laboratory

Submitted to

**Prof. Kevin O. Maglinte**

Faculty, DEET

COET, MSU – IIT

Submitted by

**Bryan Jeff C. Saycon**

2018-0807

BS ECE – IV

## INTRODUCTION

Verilog is a Hardware Description Language (HDL). It is a language used for describing a digital system like a network switch or a microprocessor or a memory or a flip-flop. It means, by using a HDL we can describe any digital hardware at any level. Designs, which are described in HDL are independent of technology, very easy for designing and debugging, and are normally more useful than schematics, particularly for large circuits. In this particular activity, we design a simple Up/Down Counter using Quartus Prime Lite Edition using the lessons discussed in the Laboratory.

## OBJECTIVES

Use Quartus Prime Lite Edition and ModelSim in coding (in Verilog HDL format), compiling, and simulation of a system.

Properly design an up/down counter.

Discuss the simulation process using screen record and voice-over.

## COUNTER VERILOG CODE

```
1  /*****  
2  /* Laboratory 1 - Counter */  
3  *****/  
4  
5  module counter_top(clk,  
6      rst_n,  
7      mode,  
8      in,  
9      flag,  
10     flag_count,  
11     count);  
12  input clk;  
13  input rst_n;  
14  input mode;  
15  input [7:0] in;  
16  
17  output [7:0] count;  
18  output flag;  
19  output [7:0] flag_count;  
20  
21  wire clk;  
22  wire rst_n;  
23  wire mode;  
24  wire [7:0] in;  
25  wire flag;  
26  wire zero;  
27  wire flag_reset;  
28  
29  reg [7:0] flag_count;  
30  reg [7:0] count;  
31
```

```
31  always @(posedge clk)  
32  begin  
33      if (!rst_n)  
34          count <= in;  
35      else  
36          if (mode==1) //Up counter mode  
37              if(count==60)  
38                  count <= 0;  
39              else  
40                  count <= count+1;  
41          else //Down counter mode  
42              if(zero)  
43                  count<=in;  
44              else  
45                  count <= count-1;  
46      end  
47  always @(posedge clk)  
48  begin  
49      if (!rst_n)  
50          flag_count <= 0;  
51      else  
52          if (flag_reset)  
53              flag_count <= 0;  
54          else  
55              flag_count <= flag_count + flag;  
56      end  
57  
58  L  
59  assign flag = (count == 8'd30);  
60  assign zero = (count == 8'd0);  
61  assign flag_reset = (flag_count == 8'd100);  
62  
63  endmodule
```


## TEST BENCH CODE

```
1  /* TEST BENCH */
2  `timescale 1ns/1ps
3  module counter_top_tb ();
4
5  reg clk;
6  reg rst_n;
7  reg mode;
8  reg [7:0] in;
9
10 wire [7:0] count;
11 wire flag;
12 wire [7:0] flag_count;
13
14 initial
15 begin
16   clk = 0;
17   rst_n = 1;
18   mode = 0;
19   in = 8'd60;
20   #2 rst_n = 0;
21   #17 rst_n = 1;
22   #1000 mode = 1;
23   #1500 mode = 0;
24   #2500 rst_n = 0;
25   #150 rst_n = 1;
26   #3000 mode = 1;
27   #3050 rst_n = 0;
28   #170 rst_n = 1;
29   #5000 mode = 0;
```


```
29   #5000 mode = 0;
30   #6000 $finish;
31 end
32
33 always #10 clk = ~clk;
34
35 counter_top dut(.clk(clk),
36                 .rst_n(rst_n),
37                 .mode(mode),
38                 .in(in),
39                 .flag(flag),
40                 .flag_count(flag_count),
41                 .count(count));
42
43 endmodule
```

<


## RESULTS



The screenshot above shows the first flag count of the clock since the count touches 30 that raises the flag count to 1.



The screenshot above shows the transition from a down counter to up counter since we wrote in the test bench to raise the mode to logic 1 after 1000 time units where the count transitioned from decreasing to increasing.



The screenshot above shows the code triggers `rst_n` function that resets the flag count and count counters.

## CONCLUSION

This activity is about running an Up/Down Counter Verilog HDL using Quartus Prime Lite and ModelSim. The program starts at a Down counter where the count starts from 60 and the flag starts to count when it passes 30 and just goes from 0 to 60 when there is no command in the clock and switches to Up counter when the mode is turned on where it then starts counts in increasing manner. And the flag resets to zero whenever the `rst_n` function is triggered. The program functioned alright and there are no errors in the code.