

Department of Electrical Engineering and Technology



College of Engineering and Technology

Mindanao State University – Iligan Institute of Technology

Laboratory Report

In partial fulfillment for the course

ECE 134.1 —Introduction to Digital VLSI Design Laboratory

Submitted to

Prof. Kevin O. Maglinte

Faculty, DEET

COET, MSU - IIT

Submitted by

Bryan Jeff C. Saycon

2018-0807

BS ECE - IV

INTRODUCTION

Verilog is a Hardware Description Language (HDL). It is a language used for describing a digital system like a network switch or a microprocessor or a memory or a flip-flop. It means, by using a HDL we can describe any digital hardware at any level. Designs, which are described in HDL are independent of technology, very easy for designing and debugging, and are normally more useful than schematics, particularly for large circuits. In this particular activity, we design a simple Up/Down Counter using Quartus Prime Lite Edition using the lessons discussed in the Laboratory.

OBJECTIVES

Use Quartus Prime Lite Edition and ModelSim in coding (in Verilog HDL format), compiling, and simulation of a system.

Properly design an up/down counter.

Discuss the simulation process using screen record and voice-over.

COUNTER VERILOG CODE

```
/*********************
        /* Laboratory 1 - Counter */
/* *****************************/
 2
     □module counter_top(clk,
 5
6
7
8
                                       rst_n,
                                       mode,
                                       in,
9
10
                                       flág,
                                       flag_count,
11
12
13
                                       count);
        input clk;
       input rst_n;
       input mode;
input [7:0] in;
output [7:0] count;
output flag;
output [7:0] flag_count;
       wire clk;
       wire rst_n;
       wire mode;
wire [7:0] in;
wire flag;
       wire zero;
       wire flag_reset;
       reg [7:0] flag_count;
reg [7:0] count;
<
```


```
32
33
       always @(posedge clk)
 34
35
                 if (!rst_n)
                     count <= in;
                else
if (mode==1) //Up counter mode
if(count==60)
count <= 0;
 36
37
38
39
40
41
42
43
44
45
46
47
48
50
51
55
56
57
58
                         count <= count+1;
e //Down counter mode
if(zero)</pre>
                             `count<=in;
                             count <= count-1;
            end
       always @(posedge clk)
           ways ex-
begin
  if (!rst_n)
    flag_count <= 0;</pre>
                     if (flag_reset)
   flag_count <= 0;</pre>
                    else
  flag_count <= flag_count + flag;</pre>
        assign flag = (count == 8'd30);
        assign zero = (count == 8'd0);
60
61
        assign flag_reset = (flag_count == 8'd100);
62
63
        endmodule
<
```

TEST BENCH CODE


```
/* TEST BENCH */
timescale 1ns/1ps
 2
 3
      module counter_top_tb ();
 4
 5
      reg clk;
 6
      reg rst_n;
 7
      reg mode; reg [7:0] in;
 8
 9
      wire [7:0] count;
10
      wire flag;
wire [7:0] flag_count;
11
12
13
14
      initial
15 ⊟begin
      c1\bar{k} = 0;
16
      rst_n = 1;
17
      mode = 0;
18
      in = 8'd60;
19
20
      #2 rst_n = 0;
      #17 \text{ rst_n} = 1;
21
22
      #1000 \text{ mode} = 1;
23
      #1500 \text{ mode} = 0;
24
      #2500 \text{ rst_n} = 0;
25
      #150 \text{ rst}_n = 1;
26
      #3000 \text{ mode} = 1;
27
      #3050 \text{ rst_n} = 0;
28
      #170 \text{ rst_n} = 1;
29
      #5000 \text{ mode} = 0;
```

```
\#5000 \text{ mode} = 0;
30
     #6000 $finish;
31
32
     end
33
34
      always #10 clk = \simclk;
35
36
    □counter_top dut(.clk(clk),
                           .rst_n(rst_n),
37
38
                           .mode(mode),
                          .in(in),
.flag(flag),
.flag_count(flag_count),
39
40
41
                           .count(count));
42
      endmodule
43
```


RESULTS



The screenshot above shows the first flag count of the clock since the count touches 30 that raises the flag count to 1.



The screenshot above shows the transition from a down counter to up counter since we wrote in the test bench to raise the mode to logic 1 after 1000 time units where the count transitioned from decreasing to increasing.



The screenshot above shows the code triggers rst_n function that resets the flag count and count counters.

CONCLUSION

This activity is about running an Up/Down Counter Verilog HDL using Quartus Prime Lite and ModelSim. The program starts at a Down counter where the count starts from 60 and the flag starts to count when it passes 30 and just goes from 0 to 60 when there is no command in the clock and switches to Up counter when the mode is turned on where it then starts counts in increasing manner. And the flag resets to zero whenever the rst_n function is triggered. The program functioned alright and there are no errors in the code.