How to crack CLD?

Here, I am suggesting some of the guide line, which may help you to crack CLD.

Just follow some simple steps during the exam because you have some limitation and goals.

Time target: 04 Hours(Limitation)

Passing Grade: 75% (Goal)

Step 1. Leave the habits of "Re-inventing the wheels" means if you have available functions or VIs then don't regenerate. If not available then find similar function and modified it as per your needs.

Step 2. Practice all CLD examples with in time frame. Because CLD exam will be similar to these examples as per CLD holders *comments*.

Step 3. What efficient method you have to use during exam? Ans: When you get the question, do immediately following steps

- Read problem in quick and understand the scenario.

- Open labview
- Open a labview project and save it in a folder
- Make different folders at same time like SubVIs, Typedef, Reports, Documents etc..
- Press CTRL+N (Open new VI)
- Press CTRL+H (Labview Help to see comments)
- Turn off Automatic tool selection
- Select nothing on the front panel and change the font style to **bold**. This makes all subsequent creations boldface.
- Open the Block diagram and then open function palate and search for something, it take some time to populating
- At mean time read problem carefully, after opening
- Open Labview icon editor
- Press Ctrl+SPACE to open Quick Drop(to easily search any function), it takes time to populate.(Ctrl+Space and then Ctrl+D -> Automatic wiring, Ctrl+Space and then Ctrl+R -> Removing wiring, Ctrl+Space and then Ctrl+T -> Labeling Alignment).
- At mean time read problem carefully

	- Select Labview design pattern as per question.		
Step 4.	Style checklist: (Small things that make a Big Difference!!)		
	✓ Avoid the use of local variables when you can use a wire		
	✓ Use property nodes to modify control attributes and control values but not indicator values		
	✓ Typedefine reused enums and data structures		
	✓ Close references if opened explicitly		
	✓ Avoid data coercion and default tunnels		
	✓ Avoid copies of code -Develop SubVI if code is reused		
	✓ Create readable block diagram		
	✓ Avoid unnecessary bends, overlapping objects, wires		
Step 5.	Error handling:		
	✓ Wire error terminals.		
	✓ Wire error clusters to "no error" case.		
	✓ Stop top level VI on error (all loops)!		
	✓ Use simple error handler on program exit.✓ Monitor errors from parallel loops.		
	Check the Sensor Check Check the Sensor value is > 20 psi Status Indicators Successful Run User Controls Run Interlock Run Sequence Pressure Sensor Shutdown Use Simple error handler		
	Stop Simulation IFF		
	Wire error terminals		
	SubVI Code here with error cut Wire Error clusters to Connector pane SubVI Code here with error terminals wired Stop VI on error when specified		

Step 6.	Documentation :	
	 ✓ Documentation for the VI & subVIs. ✓ Free labels on wires. ✓ Labels on block diagram items. ✓ Label the actual loops (yes you can). ✓ Label constants. ✓ Tip strips on GUI. ✓ Consistent icon scheme. ✓ Be brief & to the point 	
	Documentation	Example
	Label wires to identify their use	> Indicators >
	Label constants	seconds 10
	Description and tool tips for UI controls	Timing (secs) 7 Configure Timing
	Block diagram comments	identify which button in cluster was pressed Menu Cluster To Array Search 1D Array III
	VI / SubVI Properties » Documentation	Context Help Car Wash Main.vi ABSH HAIN WI The purpose of the application is to simulate a Car Wash controller The wash begins by allowing the user to select the wash Vehicle position is simulated by operating the switches on the user interface Indicators track the progress of the vehicle as it goes through the wash steps
Step 7.	Test:	
	✓ Functionality	
	✓ Weird behavior from user	
Step 8.	Final check through	
	 ✓ Close the project. ✓ Reopen it. ✓ Open the top level. ✓ Make sure there are no errors. ✓ Verify that it runs correctly. ✓ Double check documentation on every VI. ✓ Make important terminals on subVIs required. ✓ Run VI Analyzer if time permits 	