{"payload":{"header_redesign_enabled":false,"results":[{"id":"80923531","archived":false,"color":"#b2b7f8","followers":85,"has_funding_file":false,"hl_name":"ben-marshall/uart","hl_trunc_description":"A simple implementation of a UART modem in Verilog.","language":"Verilog","mirror":false,"owned_by_organization":false,"public":true,"repo":{"repository":{"id":80923531,"name":"uart","owner_id":5851623,"owner_login":"ben-marshall","updated_at":"2021-11-10T14:53:07.013Z","has_issues":true}},"sponsorable":false,"topics":["fpga","hardware","verilog","uart","uart-verilog","verilog-hdl"],"type":"Public","help_wanted_issues_count":0,"good_first_issue_issues_count":0,"starred_by_current_user":false}],"type":"repositories","page":1,"page_count":1,"elapsed_millis":96,"errors":[],"result_count":1,"facets":[],"protected_org_logins":[],"topics":null,"query_id":"","logged_in":false,"sign_up_path":"/signup?source=code_search_results","sign_in_path":"/login?return_to=https%3A%2F%2Fgithub.com%2Fsearch%3Fq%3Drepo%253Aben-marshall%252Fuart%2B%2Blanguage%253AVerilog","metadata":null,"csrf_tokens":{"/ben-marshall/uart/star":{"post":"uWII2oZu7cpfJE1cFgvC3-Nht4BPvk9x6AD31uraJU0I8qWeYxM3u5lySPybY0HVxitZv2OS-zl3hZcRaOxR7A"},"/ben-marshall/uart/unstar":{"post":"sL3hFTO8b2pT9MIFOgIbniumIiKu_WvaKYfU6Q0p9anaM9kf3b1cKe-I8dmEXB3oN-NuixyOlRat0Ju0Z2avBw"},"/sponsors/batch_deferred_sponsor_buttons":{"post":"YpaWNsgTuamCCSPLc7xrn53qk3fczoC6Bdj5sjz01nFAupcsmHc3PGlhEeDlLS_TEhLZnb8uE6r3rqAoXC0c5w"}}},"title":"Repository search results"}