# life.augmented


## STM32F401xB STM32F401xC

# ARM® Cortex®-M4 32b MCU+FPU, 105 DMIPS, 256KB Flash/64KB RAM, 11 TIMs, 1 ADC, 11 comm. interfaces

Datasheet - production data

#### **Features**

- Core: ARM<sup>®</sup> 32-bit Cortex<sup>®</sup>-M4 CPU with FPU, Adaptive real-time accelerator (ART Accelerator<sup>™</sup>) allowing 0-wait state execution from Flash memory, frequency up to 84 MHz, memory protection unit, 105 DMIPS/ 1.25 DMIPS/MHz (Dhrystone 2.1), and DSP instructions
- Memories
  - Up to 256 Kbytes of Flash memory
  - Up to 64 Kbytes of SRAM
- Clock, reset and supply management
  - 1.7 V (PDR OFF) or 1.8 V (PDR ON) to 3.6 V application supply and I/Os
  - POR, PDR, PVD and BOR
  - 4-to-26 MHz crystal oscillator
  - Internal 16 MHz factory-trimmed RC
  - 32 kHz oscillator for RTC with calibration
  - Internal 32 kHz RC with calibration
- Power consumption
  - Run: 128 μA/MHz (peripheral off)
  - Stop (Flash in Stop mode, fast wakeup time): 42 μA typ @ 25 °C;
     65 μA max @25 °C
  - Stop (Flash in Deep power down mode, slow wakeup time): down to 10 μA typ@ 25 °C; 28 μA max @25 °C
  - Standby: 2.4 μA @25 °C / 1.7 V without RTC; 12 μA @85 °C @1.7 V
  - V<sub>BAT</sub> supply for RTC: 1 μA @25 °C
- 1×12-bit, 2.4 MSPS A/D converter: up to 16 channels
- General-purpose DMA: 16-stream DMA controllers with FIFOs and burst support
- Up to 11 timers: up to six 16-bit, two 32-bit timers up to 84 MHz, each with up to 4 IC/OC/PWM or pulse counter and quadrature (incremental) encoder input, two watchdog timers (independent and window) and a SysTick timer



- Debug mode
  - Serial wire debug (SWD) & JTAG interfaces
  - Cortex-M4 Embedded Trace Macrocell™
- Up to 81 I/O ports with interrupt capability
  - All IO ports 5 V tolerant
  - Up to 78 fast I/Os up to 42 MHz
- Up to 11 communication interfaces
  - Up to 3 × I<sup>2</sup>C interfaces (1Mbit/s, SMBus/PMBus)
  - Up to 3 USARTs (2 x 10.5 Mbit/s, 1 x 5.25 Mbit/s), ISO 7816 interface, LIN, IrDA, modem control)
  - Up to 4 SPIs (up to 42 Mbits/s at f<sub>CPU</sub> = 84 MHz), SPI2 and SPI3 with muxed full-duplex I<sup>2</sup>S to achieve audio class accuracy via internal audio PLL or external clock
  - SDIO interface
- · Advanced connectivity
  - USB 2.0 full-speed device/host/OTG controller with on-chip PHY
- CRC calculation unit
- 96-bit unique ID
- RTC: subsecond accuracy, hardware calendar

**Table 1. Device summary** 

Reference	Part number
STM32F401xB	STM32F401CB, STM32F401RB, STM32F401VB
STM32F401xC	STM32F401CC, STM32F401RC, STM32F401VC

# **Contents**

1	Intro	duction 9
2	Desc	ription
	2.1	Compatibility with STM32F4 series
3	Func	tional overview15
	3.1	$ARM^{\mathbb{B}}$ $Cortex^{\mathbb{B}}$ -M4 with FPU core with embedded Flash and $SRAM$ 15
	3.2	Adaptive real-time memory accelerator (ART Accelerator™) 15
	3.3	Memory protection unit
	3.4	Embedded Flash memory
	3.5	CRC (cyclic redundancy check) calculation unit
	3.6	Embedded SRAM
	3.7	Multi-AHB bus matrix
	3.8	DMA controller (DMA)
	3.9	Nested vectored interrupt controller (NVIC)
	3.10	External interrupt/event controller (EXTI)
	3.11	Clocks and startup
	3.12	Boot modes
	3.13	Power supply schemes
	3.14	Power supply supervisor
		3.14.1 Internal reset ON
		3.14.2 Internal reset OFF
	3.15	Voltage regulator
		3.15.1 Regulator ON
		3.15.2 Regulator OFF
		3.15.3 Regulator ON/OFF and internal power supply supervisor availability 24
	3.16	Real-time clock (RTC) and backup registers
	3.17	Low-power modes
	3.18	V <sub>BAT</sub> operation
	3.19	Timers and watchdogs
		3.19.1 Advanced-control timers (TIM1)
		3.19.2 General-purpose timers (TIMx)

		3.19.3	Independent watchdog	27
		3.19.4	Window watchdog	27
		3.19.5	SysTick timer	28
	3.20	Inter-in	tegrated circuit interface (I2C)	. 28
	3.21	Univers	sal synchronous/asynchronous receiver transmitters (USART) .	. 28
	3.22	Serial p	peripheral interface (SPI)	. 29
	3.23	Inter-in	tegrated sound (I <sup>2</sup> S)	. 29
	3.24	Audio F	PLL (PLLI2S)	. 29
	3.25	Secure	e digital input/output interface (SDIO)	. 30
	3.26	Univers	sal serial bus on-the-go full-speed (OTG_FS)	. 30
	3.27	Genera	al-purpose input/outputs (GPIOs)	. 30
	3.28	Analog	-to-digital converter (ADC)	. 30
	3.29	Tempe	rature sensor	. 31
	3.30	Serial v	wire JTAG debug port (SWJ-DP)	. 31
	3.31	Embed	lded Trace Macrocell™	. 31
4	Pino	uts and	pin description	. 32
5	Mem	ory mar	pping	. 50
5	Mem	ory ma	pping	. 50
5 6			pping	
		rical ch		. 54
	Elect	rical ch	eter conditions	. <b>54</b> . 54
	Elect	Paramo 6.1.1 6.1.2	eter conditions  Minimum and maximum values  Typical values	. <b>54</b> . 54 . 54
	Elect	Parame 6.1.1 6.1.2 6.1.3	eter conditions  Minimum and maximum values  Typical values  Typical curves	. <b>54</b> . 54 . 54 . 54
	Elect	Parame 6.1.1 6.1.2 6.1.3 6.1.4	eter conditions  Minimum and maximum values  Typical values  Typical curves  Loading capacitor	. <b>54</b> . 54 . 54 . 54 . 54 . 54
	Elect	Parame 6.1.1 6.1.2 6.1.3 6.1.4 6.1.5	eter conditions  Minimum and maximum values  Typical values  Typical curves  Loading capacitor  Pin input voltage	. <b>54</b> . 54 . 54 . 54 . 54 . 54 . 55
	Elect	Parame 6.1.1 6.1.2 6.1.3 6.1.4 6.1.5 6.1.6	eter conditions  Minimum and maximum values  Typical values  Typical curves  Loading capacitor  Pin input voltage  Power supply scheme	. <b>54</b> . 54 . 54 . 54 . 54 . 54 . 54 . 55
	<b>Elect</b> 6.1	Firical ch Parame 6.1.1 6.1.2 6.1.3 6.1.4 6.1.5 6.1.6 6.1.7	eter conditions  Minimum and maximum values  Typical values  Typical curves  Loading capacitor  Pin input voltage  Power supply scheme  Current consumption measurement	. <b>54</b> 54 54 54 54 55 56 57
	<b>Elect</b> 6.1	Frical ch Parame 6.1.1 6.1.2 6.1.3 6.1.4 6.1.5 6.1.6 6.1.7 Absolu	eter conditions  Minimum and maximum values  Typical values  Typical curves  Loading capacitor  Pin input voltage  Power supply scheme  Current consumption measurement  te maximum ratings	. <b>54</b> 54 54 54 54 55 56 57
	<b>Elect</b> 6.1	Frical ch Parame 6.1.1 6.1.2 6.1.3 6.1.4 6.1.5 6.1.6 6.1.7 Absolut Operat	eter conditions  Minimum and maximum values  Typical values  Typical curves  Loading capacitor  Pin input voltage  Power supply scheme  Current consumption measurement  te maximum ratings  ing conditions	. <b>54</b> . 54 . 54 . 54 . 54 . 55 . 56 . 57 . 57
	<b>Elect</b> 6.1	6.1.1 6.1.2 6.1.3 6.1.4 6.1.5 6.1.6 6.1.7 Absoluti Operat 6.3.1	eter conditions  Minimum and maximum values  Typical values  Typical curves  Loading capacitor  Pin input voltage  Power supply scheme  Current consumption measurement  te maximum ratings  ing conditions  General operating conditions	. <b>54</b> . 54 . 54 . 54 . 54 . 55 . 56 . 57 . 57 . 59
	<b>Elect</b> 6.1	Frical ch Parame 6.1.1 6.1.2 6.1.3 6.1.4 6.1.5 6.1.6 6.1.7 Absolut Operat	eter conditions  Minimum and maximum values  Typical values  Typical curves  Loading capacitor  Pin input voltage  Power supply scheme  Current consumption measurement  te maximum ratings  ing conditions  General operating conditions  VCAP_1/VCAP_2 external capacitors	. <b>54</b> 54 54 55 56 57 . 59 61
	<b>Elect</b> 6.1	Frical ch Parame 6.1.1 6.1.2 6.1.3 6.1.4 6.1.5 6.1.6 6.1.7 Absolu Operat 6.3.1 6.3.2	eter conditions  Minimum and maximum values  Typical values  Typical curves  Loading capacitor  Pin input voltage  Power supply scheme  Current consumption measurement  te maximum ratings  ing conditions  General operating conditions	. <b>54</b> . 54 . 54 . 54 . 55 . 56 . 57 . 57 . 59 . 61 . 61
	<b>Elect</b> 6.1	Frical ch Parame 6.1.1 6.1.2 6.1.3 6.1.4 6.1.5 6.1.6 6.1.7 Absolut Operat 6.3.1 6.3.2 6.3.3	eter conditions  Minimum and maximum values  Typical values  Typical curves  Loading capacitor  Pin input voltage  Power supply scheme  Current consumption measurement  te maximum ratings  ing conditions  General operating conditions  VCAP_1/VCAP_2 external capacitors  Operating conditions at power-up/power-down (regulator ON)	. 54 . 54 . 54 . 54 . 55 . 56 . 57 . 59 . 59 . 61 . 62



		6.3.6	Supply current characteristics	63
		6.3.7	Wakeup time from low-power modes	73
		6.3.8	External clock source characteristics	74
		6.3.9	Internal clock source characteristics	78
		6.3.10	PLL characteristics	80
		6.3.11	PLL spread spectrum clock generation (SSCG) characteristics	82
		6.3.12	Memory characteristics	83
		6.3.13	EMC characteristics	85
		6.3.14	Absolute maximum ratings (electrical sensitivity)	87
		6.3.15	I/O current injection characteristics	88
		6.3.16	I/O port characteristics	89
		6.3.17	NRST pin characteristics	94
		6.3.18	TIM timer characteristics	95
		6.3.19	Communications interfaces	96
		6.3.20	12-bit ADC characteristics	104
		6.3.21	Temperature sensor characteristics	110
		6.3.22	V <sub>BAT</sub> monitoring characteristics	111
		6.3.23	Embedded reference voltage	111
		6.3.24	SD/SDIO MMC card host interface (SDIO) characteristics	111
		6.3.25	RTC characteristics	113
7	Pack	cage info	ormation	. 114
	7.1	WLCSI	P49 2.965x2.965 mm package information	114
	7.2	UFQFF	PN48 package information	117
	7.3	LQFP6	4 package information	120
	7.4	LQFP1	00 package information	123
	7.5	UFBGA	A100 package information	126
	7.6	Therma	al characteristics	129
		7.6.1	Reference document	129
8	Part	number	ing	. 130
9	Revi	sion his	tory	. 131



# List of tables

Table 1.	Device summary	1
Table 2.	STM32F401xB/C features and peripheral counts	. 11
Table 3.	Regulator ON/OFF and internal power supply supervisor availability	
Table 4.	Timer feature comparison	
Table 5.	Comparison of I2C analog and digital filters	. 28
Table 6.	USART feature comparison	. 29
Table 7.	Legend/abbreviations used in the pinout table	. 37
Table 8.	STM32F401xB/STM32F401xC pin definitions	. 37
Table 9.	Alternate function mapping	. 44
Table 10.	STM32F401xB/STM32F401xC register boundary addresses	. 51
Table 11.	Voltage characteristics	
Table 12.	Current characteristics	. 58
Table 13.	Thermal characteristics	
Table 14.	General operating conditions	
Table 15.	Features depending on the operating power supply range	. 60
Table 16.	VCAP_1/VCAP_2 operating conditions	
Table 17.	Operating conditions at power-up / power-down (regulator ON)	
Table 18.	Operating conditions at power-up / power-down (regulator OFF)	
Table 19.	Embedded reset and power control block characteristics	. 62
Table 20.	Typical and maximum current consumption, code with data processing (ART	
	accelerator disabled) running from SRAM - V <sub>DD</sub> =1.8V	. 64
Table 21.	Typical and maximum current consumption, code with data processing (ART	
	accelerator disabled) running from SRAM	. 65
Table 22.	Typical and maximum current consumption in run mode, code with data processing	
<del>-</del>	(ART accelerator enabled except prefetch) running from Flash memory- $V_{DD} = 1.8 \text{ V}$	. 65
Table 23.	Typical and maximum current consumption in run mode, code with data processing	~~
Table 04	(ART accelerator enabled except prefetch) running from Flash memory - V <sub>DD</sub> = 3.3 V	. 00
Table 24.	Typical and maximum current consumption in run mode, code with data processing	66
Table 25	(ART accelerator disabled) running from Flash memory	. 00
Table 25.	Typical and maximum current consumption in run mode, code with data processing (ART accelerator enabled with prefetch) running from Flash memory	67
Table 26.	Typical and maximum current consumption in Sleep mode	
Table 20.	Typical and maximum current consumption in Steep mode - V <sub>DD</sub> =1.8 V	
Table 27.	Typical and maximum current consumption in Stop mode - V <sub>DD</sub> =1.3 V	
Table 29.	Typical and maximum current consumption in Standby mode - V <sub>DD</sub> =0.8 V	
Table 30.	Typical and maximum current consumption in Standby mode - V <sub>DD</sub> =3.3 V	
Table 31.	Typical and maximum current consumptions in V <sub>BAT</sub> mode	
Table 32.	Switching output I/O current consumption	
Table 33.	Peripheral current consumption	
Table 34.	Low-power mode wakeup timings <sup>(1)</sup>	. 73
Table 35.	High-speed external user clock characteristics.	. 74
Table 36.	Low-speed external user clock characteristics	
Table 37.	HSE 4-26 MHz oscillator characteristics.	
Table 38.	LSE oscillator characteristics (f <sub>LSE</sub> = 32.768 kHz)	
Table 39.	HSI oscillator characteristics	. 78
Table 40.	LSI oscillator characteristics	
Table 41.	Main PLL characteristics	
Table 42	PLLI2S (audio PLL) characteristics	81



Table 43.	SSCG parameters constraint	. 82
Table 44.	Flash memory characteristics	
Table 45.	Flash memory programming	
Table 46.	Flash memory programming with V <sub>PP</sub> voltage	
Table 47.	Flash memory endurance and data retention	
Table 48.	EMS characteristics for LQFP100 package	
Table 49.	EMI characteristics for WLCSP49	
Table 50.	EMI characteristics for LQFP100	
Table 51.	ESD absolute maximum ratings	
Table 52.	Electrical sensitivities	
Table 53.	I/O current injection susceptibility	
Table 54.	I/O static characteristics	
Table 55.	Output voltage characteristics	
Table 56.	I/O AC characteristics	
Table 57.	NRST pin characteristics	
Table 57.	TIMx characteristics	
Table 50.	I <sup>2</sup> C characteristics	
Table 59.		
Table 60.	SCL frequency (f <sub>PCLK1</sub> = 42 MHz, V <sub>DD</sub> = V <sub>DD_I2C</sub> = 3.3 V)	. 97
Table 61.	SPI dynamic characteristics	
	I <sup>2</sup> S dynamic characteristics	
Table 63.	USB OTG FS startup time	
Table 64.	USB OTG FS DC electrical characteristics	
Table 65.	USB OTG FS electrical characteristics	
Table 66.	ADC characteristics	
Table 67.	ADC accuracy at f <sub>ADC</sub> = 18 MHz	
Table 68.	ADC accuracy at f <sub>ADC</sub> = 30 MHz	
Table 69.	ADC accuracy at f <sub>ADC</sub> = 36 MHz	
Table 70.	ADC dynamic accuracy at f <sub>ADC</sub> = 18 MHz - limited test conditions	
Table 71.	ADC dynamic accuracy at f <sub>ADC</sub> = 36 MHz - limited test conditions	
Table 72.	Temperature sensor characteristics	
Table 73.	Temperature sensor calibration values	
Table 74.	V <sub>BAT</sub> monitoring characteristics	
Table 75.	Embedded internal reference voltage	
Table 76.	Internal reference voltage calibration values	
Table 77.	Dynamic characteristics: SD / MMC characteristics	
Table 78.	RTC characteristics	
Table 79.	WLCSP49 - 0.4 mm pitch wafer level chip scale package mechanical data	115
Table 80.	WLCSP49 recommended PCB design rules (0.4 mm pitch)	116
Table 81.	UFQFPN48 - 48-lead, 7 x 7 mm, 0.5 mm pitch, ultra thin fine pitch	
	quad flat package mechanical data	
Table 82.	LQFP64 - 64-pin, 10 x 10 mm, 64-pin low-profile quad flat package mechanical data	121
Table 83.	LQPF100- 100-pin, 14 x 14 mm, 100-pin low-profile quad flat package mechanical data	124
Table 84.	UFBGA100 - 100-ball, 7 x 7 mm, 0.50 mm pitch, ultra fine pitch	
	ball grid array package mechanical data	
Table 85.	UFBGA100 recommended PCB design rules (0.5 mm pitch BGA)	127
Table 86.	Package thermal characteristics	
Table 87.	Ordering information scheme	130
Table 88.	Document revision history	131



# List of figures

Figure 1.	Compatible board design for LQFP100 package	12
Figure 2.	Compatible board design for LQFP64 package	13
Figure 3.	STM32F401xB/STM32F401xC block diagram	14
Figure 4.	Multi-AHB matrix	
Figure 5.	Power supply supervisor interconnection with internal reset OFF	
Figure 6.	PDR_ON control with internal reset OFF	
Figure 7.	Regulator OFF	
Figure 8.	Startup in regulator OFF: slow V <sub>DD</sub> slope -	
ga. o o.	power-down reset risen after V <sub>CAP 1</sub> /V <sub>CAP 2</sub> stabilization	23
Figure 9.	Startup in regulator OFF mode: fast V <sub>DD</sub> slope -	20
riguic 5.	power-down reset risen before $V_{CAP}$ <sub>1</sub> / $V_{CAP}$ <sub>2</sub> stabilization	23
Figure 10.	STM32F401xB/STM32F401xC WLCSP49 pinout	32
-	STM32F401xB/STM32F401xC UFQFPN48 pinout	
Figure 11.		
Figure 12.	STM32F401xB/STM32F401xC LQFP64 pinout	
Figure 13.	STM32F401xB/STM32F401xC LQFP100 pinout	
Figure 14.	STM32F401xB/STM32F401xC UFBGA100 pinout	
Figure 15.	Memory map	
Figure 16.	Pin loading conditions	
Figure 17.	Input voltage measurement	
Figure 18.	Power supply scheme	
Figure 19.	Current consumption measurement scheme	
Figure 20.	External capacitor C <sub>EXT</sub>	
Figure 21.	Typical V <sub>BAT</sub> current consumption (LSE and RTC ON)	
Figure 22.	High-speed external clock source AC timing diagram	
Figure 23.	Low-speed external clock source AC timing diagram	
Figure 24.	Typical application with an 8 MHz crystal	77
Figure 25.	Typical application with a 32.768 kHz crystal	78
Figure 26.	ACC <sub>HSI</sub> versus temperature	79
Figure 27.	ACC <sub>LSI</sub> versus temperature	80
Figure 28.	PLL output clock waveforms in center spread mode	83
Figure 29.	PLL output clock waveforms in down spread mode	
Figure 30.	FT I/O input characteristics	
Figure 31.	I/O AC characteristics definition	94
Figure 32.	Recommended NRST pin protection	
Figure 33.	I <sup>2</sup> C bus AC waveforms and measurement circuit	
Figure 34.	SPI timing diagram - slave mode and CPHA = 0	
Figure 35.	SPI timing diagram - slave mode and CPHA = 1 <sup>(1)</sup>	99
Figure 36.	SPI timing diagram - master mode <sup>(1)</sup>	100
Figure 37.	SPI timing diagram - master mode <sup>(1)</sup>	102
Figure 38.	I <sup>2</sup> S master timing diagram (Philips protocol) <sup>(1)</sup>	102
Figure 39.	USB OTG FS timings: definition of data signal rise and fall time	
Figure 40.	ADC accuracy characteristics	
Figure 41.	Typical connection diagram using the ADC	108
Figure 42.	Power supply and reference decoupling ( $V_{REF+}$ not connected to $V_{DDA}$ )	
Figure 42.	Power supply and reference decoupling ( $V_{REF+}$ not connected to $V_{DDA}$ )	110
Figure 43.	SDIO high-speed mode	
Figure 44.	SD default mode	
Figure 45.	WI CSP49 - 0.4 mm pitch wafer level chip scale package outline	
	vvi vaic sa = 0 4 mm unch water iever CHD Scale Dackage comme	114



Figure 47. Figure 48.	WLCSP49 0.4 mm pitch wafer level chip scale recommended footprint WLCSP49 marking example (package top view)	
Figure 49.	UFQFPN48 - 48-lead, 7 x 7 mm, 0.5 mm pitch, ultra thin fine pitch	
900 .0.	quad flat package outline	117
Figure 50.	UFQFPN48 - 48-lead, 7 x 7 mm, 0.5 mm pitch, ultra thin fine pitch	
· ·	quad flat recommended footprint	118
Figure 51.	UFQFPN48 marking example (top view)	119
Figure 52.	LQFP64 - 64-pin, 10 x 10 mm, 64-pin low-profile quad flat package outline	120
Figure 53.	LQFP64 recommended footprint	
Figure 54.	LQFP64 marking example (top view)	
Figure 55.	LQFP100 - 100-pin, 14 x 14 mm, 100-pin low-profile quad flat	
	package outline	123
Figure 56.	LQFP100 recommended footprint	125
Figure 57.	LQPF100 marking example (top view)	
Figure 58.	UFBGA100 - 100-ball, 7 x 7 mm, 0.50 mm pitch, ultra fine pitch	
J	ball grid array package outline	126
Figure 59.	UFGBA100 recommended footprint	
Figure 60.	UFBGA100 marking example (top view)	



## 1 Introduction

This datasheet provides the description of the STM32F401xB/STM32F401xC line of microcontrollers.

The STM32F401xB/STM32F401xC datasheet should be read in conjunction with RM0368 reference manual which is available from the STMicroelectronics website *www.st.com*. It includes all information concerning Flash memory programming.

For information on the Cortex<sup>®</sup>-M4 core, please refer to the Cortex<sup>®</sup>-M4 programming manual (PM0214) available from *www.st.com*.





477

## 2 Description

The STM32F401xB/STM32F401xC devices are based on the high-performance ARM® Cortex®-M4 32-bit RISC core operating at a frequency of up to 84 MHz. Its Cortex®-M4 core features a Floating point unit (FPU) single precision which supports all ARM single-precision data-processing instructions and data types. It also implements a full set of DSP instructions and a memory protection unit (MPU) which enhances application security.

The STM32F401xB/STM32F401xC incorporate high-speed embedded memories (up to 256 Kbytes of Flash memory, up to 64 Kbytes of SRAM), and an extensive range of enhanced I/Os and peripherals connected to two APB buses, two AHB buses and a 32-bit multi-AHB bus matrix.

All devices offer one 12-bit ADC, a low-power RTC, six general-purpose 16-bit timers including one PWM timer for motor control, two general-purpose 32-bit timers. They also feature standard and advanced communication interfaces.

- Up to three I<sup>2</sup>Cs
- Up to four SPIs
- Two full duplex I<sup>2</sup>Ss. To achieve audio class accuracy, the I<sup>2</sup>S peripherals can be clocked via a dedicated internal audio PLL or via an external clock to allow synchronization.
- Three USARTs
- SDIO interface
- USB 2.0 OTG full speed interface

Refer to *Table 2: STM32F401xB/C features and peripheral counts* for the peripherals available for each part number.

The STM32F401xB/STM32F401xC operate in the –40 to +105 °C temperature range from a 1.7 (PDR OFF) to 3.6 V power supply. A comprehensive set of power-saving mode allows the design of low-power applications.

These features make the STM32F401xB/STM32F401xC microcontrollers suitable for a wide range of applications:

- Motor drive and application control
- Medical equipment
- Industrial applications: PLC, inverters, circuit breakers
- Printers, and scanners
- Alarm systems, video intercom, and HVAC
- Home audio appliances
- Mobile phone sensor hub

Figure 3 shows the general block diagram of the devices.

Table 2. STM32F401xB/C features and peripheral counts

Peripherals		STM32F401xB			STM32F401xC				
Flash memory in Kbytes		128			256				
SRAM in Kbytes	System			64					
Time a va	General- purpose		7						
Timers	Advanced- control		1						
	SPI/ I <sup>2</sup> S	3/2 (full duplex)		4/2 (full duplex)			4/2 (full duplex)		
Communication	I <sup>2</sup> C	3							
interfaces	USART	3							
	SDIO	-	1		- 1		1		
USB OTG FS		1							
GPIOs		36	50	81	36	50	81		
12-bit ADC		1					•		
Number of chan	nels	10 16			10 16				
Maximum CPU f	requency	84 MHz							
Operating voltag	е	1.7 to 3.6 V							
0		Ambient temperatures: -40 to +85 °C/-40 to +105 °C							
Operating tempe	Operating temperatures		Junction temperature: –40 to + 125 °C						
Package		WLCSP49 UFQFPN48	LQFP64	UFBGA100 LQFP100	WLCSP49 UFQFPN48	LQFP64	UFBGA100 LQFP100		

## 2.1 Compatibility with STM32F4 series

The STM32F401xB/STM32F401xC are fully software and feature compatible with the STM32F4 series (STM32F42x, STM32F43x, STM32F41x, STM32F405 and STM32F407)

The STM32F401xB/STM32F401xC can be used as drop-in replacement of the other STM32F4 products but some slight changes have to be done on the PCB board.

STM32F4x1 STM32F405/STM32F415 line STM32F407/STM32F417 line 58 PD11 57 PD10 STM32F427/STM32F437 line 56 PD9 55 PD8 54 PB15 53 PB14 STM32F429/STM32F439 line PB11 not available anymore Replaced by V<sub>CAP1</sub> 52 PB13 51 PB12 PE10 C PE11 C PE13 C PE14 C PE15 C PE15 C PB10 CAP1 PE10 C PE11 C PE13 C PE14 C PE15 C VCAP1 C VSS C VSS VDD MS31467V2

Figure 1. Compatible board design for LQFP100 package




Figure 2. Compatible board design for LQFP64 package






Figure 3. STM32F401xB/STM32F401xC block diagram

The timers connected to APB2 are clocked from TIMxCLK up to 84 MHz, while the timers connected to APB1 are clocked from TIMxCLK up to 42 MHz.

## 3 Functional overview

# 3.1 ARM<sup>®</sup> Cortex<sup>®</sup>-M4 with FPU core with embedded Flash and SRAM

The ARM® Cortex®-M4 with FPU processor is the latest generation of ARM processors for embedded systems. It was developed to provide a low-cost platform that meets the needs of MCU implementation, with a reduced pin count and low-power consumption, while delivering outstanding computational performance and an advanced response to interrupts.

The ARM<sup>®</sup> Cortex<sup>®</sup>-M4 with FPU 32-bit RISC processor features exceptional code-efficiency, delivering the high-performance expected from an ARM core in the memory size usually associated with 8- and 16-bit devices. The processor supports a set of DSP instructions which allow efficient signal processing and complex algorithm execution. Its single precision FPU (floating point unit) speeds up software development by using metalanguage development tools, while avoiding saturation.

The STM32F401xB/STM32F401xC devices are compatible with all ARM tools and software.

Figure 3 shows the general block diagram of the STM32F401xB/STM32F401xC.

Note: Cortex<sup>®</sup>-M4 with FPU is binary compatible with Cortex<sup>®</sup>-M3.

## 3.2 Adaptive real-time memory accelerator (ART Accelerator™)

The ART Accelerator™ is a memory accelerator which is optimized for STM32 industry-standard ARM® Cortex®-M4 with FPU processors. It balances the inherent performance advantage of the ARM® Cortex®-M4 with FPU over Flash memory technologies, which normally requires the processor to wait for the Flash memory at higher frequencies.

To release the processor full 105 DMIPS performance at this frequency, the accelerator implements an instruction prefetch queue and branch cache, which increases program execution speed from the 256-bit Flash memory. Based on CoreMark benchmark, the performance achieved thanks to the ART accelerator is equivalent to 0 wait state program execution from Flash memory at a CPU frequency up to 84 MHz.

## 3.3 Memory protection unit

The memory protection unit (MPU) is used to manage the CPU accesses to memory to prevent one task to accidentally corrupt the memory or resources used by any other active task. This memory area is organized into up to 8 protected areas that can in turn be divided up into 8 subareas. The protection area sizes are between 32 bytes and the whole 4 gigabytes of addressable memory.

The MPU is especially helpful for applications where some critical or certified code has to be protected against the misbehavior of other tasks. It is usually managed by an RTOS (real-time operating system). If a program accesses a memory location that is prohibited by the MPU, the RTOS can detect it and take action. In an RTOS environment, the kernel can dynamically update the MPU area setting, based on the process to be executed.

The MPU is optional and can be bypassed for applications that do not need it.

15/134 DocID024738 Rev 5



## 3.4 Embedded Flash memory

The devices embed up to 256 Kbytes of Flash memory available for storing programs and data.

## 3.5 CRC (cyclic redundancy check) calculation unit

The CRC (cyclic redundancy check) calculation unit is used to get a CRC code from a 32-bit data word and a fixed generator polynomial.

Among other applications, CRC-based techniques are used to verify data transmission or storage integrity. In the scope of the EN/IEC 60335-1 standard, they offer a means of verifying the Flash memory integrity. The CRC calculation unit helps compute a software signature during runtime, to be compared with a reference signature generated at link-time and stored at a given memory location.

#### 3.6 Embedded SRAM

All devices embed:

 Up to 64 Kbytes of system SRAM which can be accessed (read/write) at CPU clock speed with 0 wait states

#### 3.7 Multi-AHB bus matrix

The 32-bit multi-AHB bus matrix interconnects all the masters (CPU, DMAs) and the slaves (Flash memory, RAM, AHB and APB peripherals) and ensures a seamless and efficient operation even when several high-speed peripherals work simultaneously.




Figure 4. Multi-AHB matrix

## 3.8 DMA controller (DMA)

The devices feature two general-purpose dual-port DMAs (DMA1 and DMA2) with 8 streams each. They are able to manage memory-to-memory, peripheral-to-memory and memory-to-peripheral transfers. They feature dedicated FIFOs for APB/AHB peripherals, support burst transfer and are designed to provide the maximum peripheral bandwidth (AHB/APB).

The two DMA controllers support circular buffer management, so that no specific code is needed when the controller reaches the end of the buffer. The two DMA controllers also have a double buffering feature, which automates the use and switching of two memory buffers without requiring any special code.

Each stream is connected to dedicated hardware DMA requests, with support for software trigger on each stream. Configuration is made by software and transfer sizes between source and destination are independent.

The DMA can be used with the main peripherals:

- SPI and I<sup>2</sup>S
- I<sup>2</sup>C
- USART
- General-purpose, basic and advanced-control timers TIMx
- SD/SDIO/MMC host interface
- ADC

## 3.9 Nested vectored interrupt controller (NVIC)

The devices embed a nested vectored interrupt controller able to manage 16 priority levels, and handle up to 62 maskable interrupt channels plus the 16 interrupt lines of the Cortex<sup>®</sup>-M4 with FPU.

- Closely coupled NVIC gives low-latency interrupt processing
- Interrupt entry vector table address passed directly to the core
- Allows early processing of interrupts
- Processing of late arriving, higher-priority interrupts
- Support tail chaining
- Processor state automatically saved
- Interrupt entry restored on interrupt exit with no instruction overhead

This hardware block provides flexible interrupt management features with minimum interrupt latency.

# 3.10 External interrupt/event controller (EXTI)

The external interrupt/event controller consists of 21 edge-detector lines used to generate interrupt/event requests. Each line can be independently configured to select the trigger event (rising edge, falling edge, both) and can be masked independently. A pending register maintains the status of the interrupt requests. The EXTI can detect an external line with a pulse width shorter than the Internal APB2 clock period. Up to 81 GPIOs can be connected to the 16 external interrupt lines.

17/134 DocID024738 Rev 5



## 3.11 Clocks and startup

On reset the 16 MHz internal RC oscillator is selected as the default CPU clock. The 16 MHz internal RC oscillator is factory-trimmed to offer 1% accuracy at 25 °C. The application can then select as system clock either the RC oscillator or an external 4-26 MHz clock source. This clock can be monitored for failure. If a failure is detected, the system automatically switches back to the internal RC oscillator and a software interrupt is generated (if enabled). This clock source is input to a PLL thus allowing to increase the frequency up to 84 MHz. Similarly, full interrupt management of the PLL clock entry is available when necessary (for example if an indirectly used external oscillator fails).

Several prescalers allow the configuration of the two AHB buses, the high-speed APB (APB2) and the low-speed APB (APB1) domains. The maximum frequency of the two AHB buses is 84 MHz while the maximum frequency of the high-speed APB domains is 84 MHz. The maximum allowed frequency of the low-speed APB domain is 42 MHz.

The devices embed a dedicated PLL (PLLI2S) which allows to achieve audio class performance. In this case, the I<sup>2</sup>S master clock can generate all standard sampling frequencies from 8 kHz to 192 kHz.

#### 3.12 Boot modes

At startup, boot pins are used to select one out of three boot options:

- Boot from user Flash
- Boot from system memory
- Boot from embedded SRAM

The boot loader is located in system memory. It is used to reprogram the Flash memory by using either USART1(PA9/10), USART2(PD5/6), USB OTG FS in device mode (PA11/12) through DFU (device firmware upgrade), I2C1(PB6/7), I2C2(PB10/3), I2C3(PA8/PB4), SPI1(PA4/5/6/7), SPI2(PB12/13/14/15) or SPI3(PA15, PC10/11/12).

For more detailed information on the bootloader, refer to Application Note: AN2606, STM32™ microcontroller system memory boot mode.

## 3.13 Power supply schemes

- V<sub>DD</sub> = 1.7 to 3.6 V: external power supply for I/Os with the internal supervisor (POR/PDR) disabled, provided externally through V<sub>DD</sub> pins. Requires the use of an external power supply supervisor connected to the VDD and PDR\_ON pins.
- $V_{DD}$  = 1.8 to 3.6 V: external power supply for I/Os and the internal regulator (when enabled), provided externally through  $V_{DD}$  pins.
- V<sub>SSA</sub>, V<sub>DDA</sub> = 1.7 to 3.6 V: external analog power supplies for ADC, Reset blocks, RCs and PLL. V<sub>DDA</sub> and V<sub>SSA</sub> must be connected to V<sub>DD</sub> and V<sub>SS</sub>, respectively, with decoupling technique.
- V<sub>BAT</sub> = 1.65 to 3.6 V: power supply for RTC, external clock 32 kHz oscillator and backup registers (through power switch) when V<sub>DD</sub> is not present.

Refer to Figure 18: Power supply scheme for more details.



## 3.14 Power supply supervisor

#### 3.14.1 Internal reset ON

This feature is available for  $V_{DD}$  operating voltage range 1.8 V to 3.6 V.

The internal power supply supervisor is enabled by holding PDR\_ON high.

The device has an integrated power-on reset (POR) / power-down reset (PDR) circuitry coupled with a Brownout reset (BOR) circuitry. At power-on, POR is always active, and ensures proper operation starting from 1.8 V. After the 1.8 V POR threshold level is reached, the option byte loading process starts, either to confirm or modify default thresholds, or to disable BOR permanently. Three BOR thresholds are available through option bytes.

The device remains in reset mode when  $V_{DD}$  is below a specified threshold,  $V_{POR/PDR}$  or  $V_{BOR}$ , without the need for an external reset circuit.

The device also features an embedded programmable voltage detector (PVD) that monitors the  $V_{DD}/V_{DDA}$  power supply and compares it to the  $V_{PVD}$  threshold. An interrupt can be generated when  $V_{DD}/V_{DDA}$  drops below the  $V_{PVD}$  threshold and/or when  $V_{DD}/V_{DDA}$  is higher than the  $V_{PVD}$  threshold. The interrupt service routine can then generate a warning message and/or put the MCU into a safe state. The PVD is enabled by software.

#### 3.14.2 Internal reset OFF

This feature is available only on packages featuring the PDR\_ON pin. The internal power-on reset (POR) / power-down reset (PDR) circuitry is disabled by setting the PDR\_ON pin to low.

An external power supply supervisor should monitor  $V_{DD}$  and should maintain the device in reset mode as long as  $V_{DD}$  is below a specified threshold. PDR\_ON should be connected to this external power supply supervisor. Refer to *Figure 5: Power supply supervisor interconnection with internal reset OFF*.




Figure 5. Power supply supervisor interconnection with internal reset OFF<sup>(1)</sup>

1. The PRD\_ON pin is only available on the WLCSP49 and UFBGA100 packages.

5//

The  $V_{DD}$  specified threshold, below which the device must be maintained under reset, is 1.7 V (see *Figure 6*).

A comprehensive set of power-saving mode allows to design low-power applications.

When the internal reset is OFF, the following integrated features are no longer supported:

- The integrated power-on reset (POR) / power-down reset (PDR) circuitry is disabled.
- The brownout reset (BOR) circuitry must be disabled.
- The embedded programmable voltage detector (PVD) is disabled.
- V<sub>BAT</sub> functionality is no more available and VBAT pin should be connected to V<sub>DD</sub>.




Figure 6. PDR\_ON control with internal reset OFF

# 3.15 Voltage regulator

The regulator has four operating modes:

- Regulator ON
  - Main regulator mode (MR)
  - Low power regulator (LPR)
  - Power-down
- Regulator OFF

#### 3.15.1 Regulator ON

On packages embedding the BYPASS\_REG pin, the regulator is enabled by holding BYPASS\_REG low. On all other packages, the regulator is always enabled.

There are three power modes configured by software when the regulator is ON:

- MR is used in the nominal regulation mode (With different voltage scaling in Run)
   In Main regulator mode (MR mode), different voltage scaling are provided to reach the best compromise between maximum frequency and dynamic power consumption.
- LPR is used in the Stop modes
  - The LP regulator mode is configured by software when entering Stop mode.
- Power-down is used in Standby mode.

The Power-down mode is activated only when entering in Standby mode. The regulator output is in high impedance and the kernel circuitry is powered down, inducing zero consumption. The contents of the registers and SRAM are lost.

Depending on the package, one or two external ceramic capacitors should be connected on the  $V_{CAP\_1}$  and  $V_{CAP\_2}$  pins. The  $V_{CAP\_2}$  pin is only available for the LQFP100 and UFBGA100 packages.

All packages have the regulator ON feature.

#### 3.15.2 Regulator OFF

The Regulator OFF is available only on the UFBGA100, which features the BYPASS\_REG pin. The regulator is disabled by holding BYPASS\_REG high. The regulator OFF mode allows to supply externally a V12 voltage source through  $V_{CAP-1}$  and  $V_{CAP-2}$  pins.

Since the internal voltage scaling is not managed internally, the external voltage value must be aligned with the targeted maximum frequency. Refer to *Table 14: General operating conditions*.

The two 2.2  $\mu$ F V<sub>CAP</sub> ceramic capacitors should be replaced by two 100 nF decoupling capacitors. Refer to *Figure 18: Power supply scheme*.

When the regulator is OFF, there is no more internal monitoring on V12. An external power supply supervisor should be used to monitor the V12 of the logic power domain. PA0 pin should be used for this purpose, and act as power-on reset on V12 power domain.

In regulator OFF mode, the following features are no more supported:

- PA0 cannot be used as a GPIO pin since it allows to reset a part of the V12 logic power domain which is not reset by the NRST pin.
- As long as PA0 is kept low, the debug mode cannot be used under power-on reset. As
  a consequence, PA0 and NRST pins must be managed separately if the debug
  connection under reset or pre-reset is required.



External V<sub>CAP\_1/2</sub> power supply supervisor Ext. reset controller active when V<sub>CAP\_1/2</sub> < Min V<sub>12</sub>

PAO NRST

V<sub>DD</sub>

BYPASS\_REG

V12

V<sub>CAP\_1</sub>

V<sub>CAP\_2</sub>

ai18498V3

Figure 7. Regulator OFF

The following conditions must be respected:

- V<sub>DD</sub> should always be higher than V<sub>CAP\_1</sub> and V<sub>CAP\_2</sub> to avoid current injection between power domains.
- If the time for V<sub>CAP\_1</sub> and V<sub>CAP\_2</sub> to reach V<sub>12</sub> minimum value is faster than the time for V<sub>DD</sub> to reach 1.7 V, then PA0 should be kept low to cover both conditions: until V<sub>CAP\_1</sub> and V<sub>CAP\_2</sub> reach V<sub>12</sub> minimum value and until V<sub>DD</sub> reaches 1.7 V (see *Figure 8*).
- Otherwise, if the time for V<sub>CAP\_1</sub> and V<sub>CAP\_2</sub> to reach V<sub>12</sub> minimum value is slower than the time for V<sub>DD</sub> to reach 1.7 V, then PA0 could be asserted low externally (see Figure 9).
- If V<sub>CAP\_1</sub> and V<sub>CAP\_2</sub> go below V<sub>12</sub> minimum value and V<sub>DD</sub> is higher than 1.7 V, then a
  reset must be asserted on PA0 pin.

Note: The minimum value of  $V_{12}$  depends on the maximum frequency targeted in the application




Figure 8. Startup in regulator OFF: slow  $\rm V_{DD}$  slope - power-down reset risen after  $\rm V_{CAP-1}/V_{CAP-2}$  stabilization

1. This figure is valid whatever the internal reset mode (ON or OFF).




Figure 9. Startup in regulator OFF mode: fast  $V_{DD}$  slope -power-down reset risen before  $V_{CAP-1}/V_{CAP-2}$  stabilization

1. This figure is valid whatever the internal reset mode (ON or OFF).

57/

LQFP64

LQFP100

UFBGA100

No

No

Yes

PDR ON external

control (1)

#### 3.15.3 Regulator ON/OFF and internal power supply supervisor availability

Package	Regulator ON	Regulator OFF	Power supply supervisor ON	Power supply supervisor OFF
UFQFPN48	Yes	No	Yes	No
WLCSP49	Yes	No	Yes PDR_ON set to VDD	Yes PDR_ON external control <sup>(1)</sup>

Yes

Yes

Yes

PDR ON set to VDD

Table 3. Regulator ON/OFF and internal power supply supervisor availability

No

No

Yes

BYPASS REG set to

**VDD** 

## 3.16 Real-time clock (RTC) and backup registers

The backup domain includes:

Yes

Yes

Yes

BYPASS REG set to

**VSS** 

- The real-time clock (RTC)
- 20 backup registers

The real-time clock (RTC) is an independent BCD timer/counter. Dedicated registers contain the second, minute, hour (in 12/24 hour), week day, date, month, year, in BCD (binary-coded decimal) format. Correction for 28, 29 (leap year), 30, and 31 day of the month are performed automatically. The RTC features a reference clock detection, a more precise second source clock (50 or 60 Hz) can be used to enhance the calendar precision. The RTC provides a programmable alarm and programmable periodic interrupts with wakeup from Stop and Standby modes. The sub-seconds value is also available in binary format.

It is clocked by a 32.768 kHz external crystal, resonator or oscillator, the internal low-power RC oscillator or the high-speed external clock divided by 128. The internal low-speed RC has a typical frequency of 32 kHz. The RTC can be calibrated using an external 512 Hz output to compensate for any natural quartz deviation.

Two alarm registers are used to generate an alarm at a specific time and calendar fields can be independently masked for alarm comparison. To generate a periodic interrupt, a 16-bit programmable binary auto-reload downcounter with programmable resolution is available and allows automatic wakeup and periodic alarms from every 120 µs to every 36 hours.

A 20-bit prescaler is used for the time base clock. It is by default configured to generate a time base of 1 second from a clock at 32.768 kHz.

The backup registers are 32-bit registers used to store 80 bytes of user application data when  $V_{DD}$  power is not present. Backup registers are not reset by a system, a power reset, or when the device wakes up from the Standby mode (see Section 3.17: Low-power modes).

Additional 32-bit registers contain the programmable alarm subseconds, seconds, minutes, hours, day, and date.



<sup>1.</sup> Refer to Section 3.14: Power supply supervisor

The RTC and backup registers are supplied through a switch that is powered either from the  $V_{DD}$  supply when present or from the  $V_{BAT}$  pin.

## 3.17 Low-power modes

The devices support three low-power modes to achieve the best compromise between low power consumption, short startup time and available wakeup sources:

#### Sleep mode

In Sleep mode, only the CPU is stopped. All peripherals continue to operate and can wake up the CPU when an interrupt/event occurs.

#### Stop mode

The Stop mode achieves the lowest power consumption while retaining the contents of SRAM and registers. All clocks in the 1.2 V domain are stopped, the PLL, the HSI RC and the HSE crystal oscillators are disabled. The voltage regulator can also be put either in normal or in low-power mode.

The device can be woken up from the Stop mode by any of the EXTI line (the EXTI line source can be one of the 16 external lines, the PVD output, the RTC alarm/ wakeup/ tamper/ time stamp events).

#### Standby mode

The Standby mode is used to achieve the lowest power consumption. The internal voltage regulator is switched off so that the entire 1.2 V domain is powered off. The PLL, the HSI RC and the HSE crystal oscillators are also switched off. After entering Standby mode, the SRAM and register contents are lost except for registers in the backup domain when selected.

The device exits the Standby mode when an external reset (NRST pin), an IWDG reset, a rising edge on the WKUP pin, or an RTC alarm/ wakeup/ tamper/time stamp event occurs.

Standby mode is not supported when the embedded voltage regulator is bypassed and the 1.2 V domain is controlled by an external power.

## 3.18 V<sub>BAT</sub> operation

The VBAT pin allows to power the device  $V_{BAT}$  domain from an external battery, an external super-capacitor, or from  $V_{DD}$  when no external battery and an external super-capacitor are present.

V<sub>BAT</sub> operation is activated when V<sub>DD</sub> is not present.

The VBAT pin supplies the RTC and the backup registers.

Note:

When the microcontroller is supplied from VBAT, external interrupts and RTC alarm/events do not exit it from  $V_{BAT}$  operation. When PDR\_ON pin is not connected to  $V_{DD}$  (internal Reset OFF), the  $V_{BAT}$  functionality is no more available and VBAT pin should be connected to  $V_{DD}$ .



# 3.19 Timers and watchdogs

The devices embed one advanced-control timer, seven general-purpose timers and two watchdog timers.

All timer counters can be frozen in debug mode.

*Table 4* compares the features of the advanced-control and general-purpose timers.

Table 4. Timer feature comparison

Table 4. Timer reactive comparison									
Timer type	Timer	Counter resolution	Counter type	Prescaler factor	DMA request generation	Capture/ compare channels	Complemen- tary output	Max. interface clock (MHz)	Max. timer clock (MHz)
Advanced -control	TIM1	16-bit	Up, Down, Up/down	Any integer between 1 and 65536	Yes	4	Yes	84	84
General purpose	TIM2, TIM5	32-bit	Up, Down, Up/down	Any integer between 1 and 65536	Yes	4	No	42	84
	TIM3, TIM4	16-bit	Up, Down, Up/down	Any integer between 1 and 65536	Yes	4	No	42	84
	TIM9	16-bit	Up	Any integer between 1 and 65536	No	2	No	84	84
	TIM10, TIM11	16-bit	Up	Any integer between 1 and 65536	No	1	No	84	84

#### 3.19.1 Advanced-control timers (TIM1)

The advanced-control timer (TIM1) can be seen as three-phase PWM generators multiplexed on 4 independent channels. It has complementary PWM outputs with programmable inserted dead times. It can also be considered as a complete general-purpose timer. Its 4 independent channels can be used for:

- Input capture
- Output compare
- PWM generation (edge- or center-aligned modes)
- One-pulse mode output



If configured as standard 16-bit timers, it has the same features as the general-purpose TIMx timers. If configured as a 16-bit PWM generator, it has full modulation capability (0-100%).

The advanced-control timer can work together with the TIMx timers via the Timer Link feature for synchronization or event chaining.

TIM1 supports independent DMA request generation.

#### 3.19.2 General-purpose timers (TIMx)

There are seven synchronizable general-purpose timers embedded in the STM32F401xB/STM32F401xC (see *Table 4* for differences).

#### TIM2, TIM3, TIM4, TIM5

The STM32F401xB/STM32F401xC devices are 4 full-featured general-purpose timers: TIM2, TIM5, TIM3, and TIM4. The TIM2 and TIM5 timers are based on a 32-bit autoreload up/downcounter and a 16-bit prescaler. The TIM3 and TIM4 timers are based on a 16-bit auto-reload up/downcounter and a 16-bit prescaler. They all feature four independent channels for input capture/output compare, PWM or one-pulse mode output. This gives up to 16 input capture/output compare/PWMs on the largest packages.

The TIM2, TIM3, TIM4, TIM5 general-purpose timers can work together, or with the other general-purpose timers and the advanced-control timers TIM1 and TIM8 via the Timer Link feature for synchronization or event chaining.

Any of these general-purpose timers can be used to generate PWM outputs.

TIM2, TIM3, TIM4, TIM5 all have independent DMA request generation. They are capable of handling quadrature (incremental) encoder signals and the digital outputs from 1 to 4 hall-effect sensors.

#### • TIM9, TIM10 and TIM11

These timers are based on a 16-bit auto-reload upcounter and a 16-bit prescaler. TIM10 and TIM11 feature one independent channel, whereas TIM9 has two independent channels for input capture/output compare, PWM or one-pulse mode output. They can be synchronized with the TIM2, TIM3, TIM4, TIM5 full-featured general-purpose timers. They can also be used as simple time bases.

#### 3.19.3 Independent watchdog

The independent watchdog is based on a 12-bit downcounter and 8-bit prescaler. It is clocked from an independent 32 kHz internal RC and as it operates independently from the main clock, it can operate in Stop and Standby modes. It can be used either as a watchdog to reset the device when a problem occurs, or as a free-running timer for application timeout management. It is hardware- or software-configurable through the option bytes.

#### 3.19.4 Window watchdog

The window watchdog is based on a 7-bit downcounter that can be set as free-running. It can be used as a watchdog to reset the device when a problem occurs. It is clocked from the main clock. It has an early warning interrupt capability and the counter can be frozen in debug mode.

27/134 DocID024738 Rev 5



#### 3.19.5 SysTick timer

This timer is dedicated to real-time operating systems, but could also be used as a standard downcounter. It features:

- A 24-bit downcounter
- Autoreload capability
- Maskable system interrupt generation when the counter reaches 0
- Programmable clock source.

# 3.20 Inter-integrated circuit interface (I<sup>2</sup>C)

Up to three I<sup>2</sup>C bus interfaces can operate in multimaster and slave modes. They can support the standard (up to 100 kHz) and fast (up to 400 kHz) modes. The I2C bus frequency can be increased up to 1 MHz. For more details about the complete solution, please contact your local ST sales representative. They also support the 7/10-bit addressing mode and the 7-bit dual addressing mode (as slave). A hardware CRC generation/verification is embedded.

They can be served by DMA and they support SMBus 2.0/PMBus.

The devices also include programmable analog and digital noise filters (see Table 5).

Table 5. Comparison of I2C analog and digital filters

	Analog filter	Digital filter
Pulse width of suppressed spikes	≥ 50 ns	Programmable length from 1 to 15 I2C peripheral clocks

# 3.21 Universal synchronous/asynchronous receiver transmitters (USART)

The devices embed three universal synchronous/asynchronous receiver transmitters (USART1, USART2 and USART6).

These three interfaces provide asynchronous communication, IrDA SIR ENDEC support, multiprocessor communication mode, single-wire half-duplex communication mode and have LIN Master/Slave capability. The USART1 and USART6 interfaces are able to communicate at speeds of up to 10.5 Mbit/s. The USART2 interface communicates at up to 5.25 bit/s.

USART1 and USART2 also provide hardware management of the CTS and RTS signals, Smart Card mode (ISO 7816 compliant) and SPI-like communication capability. All interfaces can be served by the DMA controller.

USART name	Standard features	Modem (RTS/CTS)	LIN	SPI master	irDA	Smartcard (ISO 7816)	Max. baud rate in Mbit/s (oversampling by 16)	Max. baud rate in Mbit/s (oversampling by 8)	APB mapping
USART1	Х	Х	Х	Х	Х	Х	5.25	10.5	APB2 (max. 84 MHz)
USART2	Х	Х	Х	Х	X	Х	2.62	5.25	APB1 (max. 42 MHz)
USART6	х	N.A	Х	Х	Х	Х	5.25	10.5	APB2 (max. 84 MHz)

Table 6. USART feature comparison

# 3.22 Serial peripheral interface (SPI)

The devices feature up to four SPIs in slave and master modes in full-duplex and simplex communication modes. SPI1 and SPI4 can communicate at up to 42 Mbit/s, SPI2 and SPI3 can communicate at up to 21 Mbit/s. The 3-bit prescaler gives 8 master mode frequencies and the frame is configurable to 8 bits or 16 bits. The hardware CRC generation/verification supports basic SD Card/MMC modes. All SPIs can be served by the DMA controller.

The SPI interface can be configured to operate in TI mode for communications in master mode and slave mode.

# 3.23 Inter-integrated sound (I<sup>2</sup>S)

Two standard I<sup>2</sup>S interfaces (multiplexed with SPI2 and SPI3) are available. They can be operated in master or slave mode, in full duplex and simplex communication modes and can be configured to operate with a 16-/32-bit resolution as an input or output channel. Audio sampling frequencies from 8 kHz up to 192 kHz are supported. When either or both of the I<sup>2</sup>S interfaces is/are configured in master mode, the master clock can be output to the external DAC/CODEC at 256 times the sampling frequency.

All I<sup>2</sup>Sx can be served by the DMA controller.

# 3.24 Audio PLL (PLLI2S)

The devices feature an additional dedicated PLL for audio I<sup>2</sup>S application. It allows to achieve error-free I<sup>2</sup>S sampling clock accuracy without compromising on the CPU performance.

The PLLI2S configuration can be modified to manage an I<sup>2</sup>S sample rate change without disabling the main PLL (PLL) used for the CPU.

The audio PLL can be programmed with very low error to obtain sampling rates ranging from 8 kHz to 192 kHz.

In addition to the audio PLL, a master clock input pin can be used to synchronize the I2S flow with an external PLL (or Codec output).

29/134 DocID024738 Rev 5



## 3.25 Secure digital input/output interface (SDIO)

An SD/SDIO/MMC host interface is available, that supports MultiMediaCard System Specification Version 4.2 in three different databus modes: 1-bit (default), 4-bit and 8-bit.

The interface allows data transfer at up to 48 MHz, and is compliant with the SD Memory Card Specification Version 2.0.

The SDIO Card Specification Version 2.0 is also supported with two different databus modes: 1-bit (default) and 4-bit.

The current version supports only one SD/SDIO/MMC4.2 card at any one time and a stack of MMC4.1 or previous.

In addition to SD/SDIO/MMC, this interface is fully compliant with the CE-ATA digital protocol Rev1.1.

## 3.26 Universal serial bus on-the-go full-speed (OTG\_FS)

The devices embed an USB OTG full-speed device/host/OTG peripheral with integrated transceivers. The USB OTG FS peripheral is compliant with the USB 2.0 specification and with the OTG 1.0 specification. It has software-configurable endpoint setting and supports suspend/resume. The USB OTG full-speed controller requires a dedicated 48 MHz clock that is generated by a PLL connected to the HSE oscillator. The major features are:

- Combined Rx and Tx FIFO size of 320 × 35 bits with dynamic FIFO sizing
- Supports the session request protocol (SRP) and host negotiation protocol (HNP)
- 4 bidirectional endpoints
- 8 host channels with periodic OUT support
- HNP/SNP/IP inside (no need for any external resistor)
- For OTG/Host modes, a power switch is needed in case bus-powered devices are connected

## 3.27 General-purpose input/outputs (GPIOs)

Each of the GPIO pins can be configured by software as output (push-pull or open-drain, with or without pull-up or pull-down), as input (floating, with or without pull-up or pull-down) or as peripheral alternate function. Most of the GPIO pins are shared with digital or analog alternate functions. All GPIOs are high-current-capable and have speed selection to better manage internal noise, power consumption and electromagnetic emission.

The I/O configuration can be locked if needed by following a specific sequence in order to avoid spurious writing to the I/Os registers.

Fast I/O handling allowing maximum I/O toggling up to 84 MHz.

# 3.28 Analog-to-digital converter (ADC)

One 12-bit analog-to-digital converter is embedded and shares up to 16 external channels, performing conversions in the single-shot or scan mode. In scan mode, automatic conversion is performed on a selected group of analog inputs.



The ADC can be served by the DMA controller. An analog watchdog feature allows very precise monitoring of the converted voltage of one, some or all selected channels. An interrupt is generated when the converted voltage is outside the programmed thresholds.

To synchronize A/D conversion and timers, the ADCs could be triggered by any of TIM1, TIM2, TIM3, TIM4 or TIM5 timer.

## 3.29 Temperature sensor

The temperature sensor has to generate a voltage that varies linearly with temperature. The conversion range is between 1.7 V and 3.6 V. The temperature sensor is internally connected to the ADC\_IN18 input channel which is used to convert the sensor output voltage into a digital value. Refer to the reference manual for additional information.

As the offset of the temperature sensor varies from chip to chip due to process variation, the internal temperature sensor is mainly suitable for applications that detect temperature changes instead of absolute temperatures. If an accurate temperature reading is needed, then an external temperature sensor part should be used.

## 3.30 Serial wire JTAG debug port (SWJ-DP)

The ARM SWJ-DP interface is embedded, and is a combined JTAG and serial wire debug port that enables either a serial wire debug or a JTAG probe to be connected to the target.

Debug is performed using 2 pins only instead of 5 required by the JTAG (JTAG pins could be re-use as GPIO with alternate function): the JTAG TMS and TCK pins are shared with SWDIO and SWCLK, respectively, and a specific sequence on the TMS pin is used to switch between JTAG-DP and SW-DP.

#### 3.31 Embedded Trace Macrocell™

The ARM Embedded Trace Macrocell provides a greater visibility of the instruction and data flow inside the CPU core by streaming compressed data at a very high rate from the STM32F401xB/STM32F401xC through a small number of ETM pins to an external hardware trace port analyzer (TPA) device. The TPA is connected to a host computer using any high-speed channel available. Real-time instruction and data flow activity can be recorded and then formatted for display on the host computer that runs the debugger software. TPA hardware is commercially available from common development tool vendors.


The Embedded Trace Macrocell operates with third party debugger software tools.

577

31/134 DocID024738 Rev 5

# 4 Pinouts and pin description

Figure 10. STM32F401xB/STM32F401xC WLCSP49 pinout






Figure 11. STM32F401xB/STM32F401xC UFQFPN48 pinout






Figure 12. STM32F401xB/STM32F401xC LQFP64 pinout






Figure 13. STM32F401xB/STM32F401xC LQFP100 pinout



Figure 14. STM32F401xB/STM32F401xC UFBGA100 pinout

		9	14.0		TO IAD	STM32	1 40 170	, O. D	CAIU	o pino	<u>и.</u>	
	1	2	3	4	5	6	7	8	9	10	11	12
A	PE3	(PE1)	PB8	(B00)10	(PD7)	(PD5)	     PB4	(PB3)	PA15)	PA14)	PA13	(PA12)
В	PE4	(PE2)	(PB9)	(PB7)	PB6	PD6	PD4	(PD3)	(PD1)	C12	PC10	PA11
С	C13 NTLTA	MPPE5	(PE0)	VDD	PB5		    -	PD2	(PD0)	ec11	VCAP 2	PA10
D	PC14 OSC32_II	N (PE6)	VSS				 			PA9	PA8	PC9
E	PC15 OSC62_	OUT	BYPAS	SS_REG			 			PC8	PC7	PC6
F	PHO SC N	VSS									VSS	VSS
G	PH1 OSC OI	UT (VDD)					— — 				(VDD)	(VDD)
н	PC0	NRS	PDR	ON			 			(D15)	PD14	PD13
J	VSSA	PC1	PC2							PD12	(D11)	PD10
к	VREIT-	PC3	PA2	PA5	PC4		 	PD9	(PB11)	PB15	PB14	PB13
L	VREP+	PA0 WKUP	(PA3)	PA6	PC5	(PB2)	PE8	PE10	PE12	PB10	(VCAP)	PB12
М	VDDA	(PA1)	PA4	PA7	(PB0)	(PB1)	PE7	PE9	PE11	PE13	PE14	PE15

<sup>1.</sup> This figure shows the package top view

Table 7. Legend/abbreviations used in the pinout table

		genarabli eviations assa in the pinout table
Name	Abbreviation	Definition
Pin name		specified in brackets below the pin name, the pin function during and after as the actual pin name
	S	Supply pin
Pin type	I	Input only pin
	I/O	Input/ output pin
	FT	5 V tolerant I/O
I/O structure	В	Dedicated BOOT0 pin
i/O structure	NRST	Bidirectional reset pin with embedded weak pull-up resistor
Notes	Unless otherwise	specified by a note, all I/Os are set as floating inputs during and after reset
Alternate functions	Functions selected	d through GPIOx_AFR registers
Additional functions	Functions directly	selected/enabled through peripheral registers

Table 8. STM32F401xB/STM32F401xC pin definitions

	Pin	Nun	nber				re			
UQFN48	WLCSP49	LQFP64	LQFP100	UFBGA100	Pin name (function after reset) <sup>(1)</sup>	Pin type	I/O structure	Notes	Alternate functions	Additional functions
ı	ı	ı	1	B2	PE2	I/O	FT	ı	SPI4_SCK, TRACECLK, EVENTOUT	-
-	-	-	2	A1	PE3	I/O	FT	-	TRACEDO, EVENTOUT	-
-	1	-	3	B1	PE4	I/O	FT	-	SPI4_NSS, TRACED1, EVENTOUT	-
-	1	-	4	C2	PE5	I/O	FT	-	SPI4_MISO, TIM9_CH1, TRACED2, EVENTOUT	-
-	ı	ı	5	D2	PE6	I/O	FT	ı	SPI4_MOSI, TIM9_CH2, TRACED3, EVENTOUT	-
-	1	-	-	D3	VSS	S	-	-	-	-
-	1	-	-	C4	VDD	S	-	-	-	-
1	В7	1	6	E2	VBAT	S	-	-	-	-
2	D5	2	7	C1	PC13	I/O	FT	(2) (3)	EVENTOUT,	RTC_TAMP1, RTC_OUT, RTC_TS

Table 8. STM32F401xB/STM32F401xC pin definitions (continued)

	Pin	Nun	nber				ē			
UQFN48	WLCSP49	LQFP64	LQFP100	UFBGA100	Pin name (function after reset) <sup>(1)</sup>	Pin type	I/O structure	Notes	Alternate functions	Additional functions
3	C7	3	8	D1	PC14- OSC32_IN (PC14)	I/O	FT	(2) (3) (4)	EVENTOUT	OSC32_IN
4	C6	4	9	E1	PC15- OSC32_OUT (PC15)	I/O	FT	(2) (3) (4)	EVENTOUT	OSC32_OUT
-	-	-	10	F2	VSS	S	-	-	-	-
-	-	1	11	G2	VDD	S	-	-	-	-
5	D7	5	12	F1	PH0-OSC_IN (PH0)	I/O	FT	(4)	EVENTOUT	OSC_IN
6	D6	6	13	G1	PH1- OSC_OUT (PH1)	I/O	FT	(4)	EVENTOUT	OSC_OUT
7	E7	7	14	H2	NRST	I/O	FT	-	EVENTOUT	-
-	-	8	15	H1	PC0	I/O	FT	-	EVENTOUT	ADC1_IN10
-	-	9	16	J2	PC1	I/O	FT	-	EVENTOUT	ADC1_IN11
-	-	10	17	J3	PC2	I/O	FT	-	SPI2_MISO, I2S2ext_SD, EVENTOUT	ADC1_IN12
-	-	11	18	K2	PC3	I/O	FT	-	SPI2_MOSI/I2S2_SD, EVENTOUT	ADC1_IN13
-	-	1	19	-	VDD	S	-	-	-	-
8	E6	12	20	ı	VSSA/VREF-	S	-	-	-	-
-	1	1	-	J1	VSSA	S	-	-	-	-
-	-	-	-	K1	VREF-	S	-	-	-	-
9	1	13	-	-	VDDA/VREF+	S	-	-	-	-
-	1	1	21	L1	VREF+	S	-	-	-	-
-	F7	ı	22	M1	VDDA	S	-	-	-	-
10	F6	14	23	L2	PA0	I/O	FT	(5)	USART2_CTS, TIM2_CH1/TIM2_ETR, TIM5_CH1, EVENTOUT	ADC1_IN0, WKUP
11	G7	15	24	M2	PA1	I/O	FT	-	USART2_RTS, TIM2_CH2, TIM5_CH2, EVENTOUT	ADC1_IN1
12	E5	16	25	K3	PA2	I/O	FT	-	USART2_TX, TIM2_CH3, TIM5_CH3, TIM9_CH1, EVENTOUT	ADC1_IN2



Table 8. STM32F401xB/STM32F401xC pin definitions (continued)

	Pin	Nun	nber				e			
UQFN48	WLCSP49	LQFP64	LQFP100	UFBGA100	Pin name (function after reset) <sup>(1)</sup>	Pin type	I/O structure	Notes	Alternate functions	Additional functions
13	E4	17	26	L3	PA3	I/O	FT	-	USART2_RX, TIM2_CH4, TIM5_CH4, TIM9_CH2, EVENTOUT	ADC1_IN3
-	-	18	27	-	VSS	S	-	-	-	-
-	-	19	28	-	VDD	S	-	-	-	-
-	-	-	-	E3	BYPASS_ REG	I	FT	-	-	-
14	G6	20	29	M3	PA4	I/O	FT	-	SPI1_NSS, SPI3_NSS/I2S3_WS, USART2_CK, EVENTOUT	ADC1_IN4
15	F5	21	30	K4	PA5	I/O	FT	-	SPI1_SCK, TIM2_CH1/TIM2_ETR, EVENTOUT	ADC1_IN5
16	F4	22	31	L4	PA6	I/O	FT	-	SPI1_MISO, TIM1_BKIN, TIM3_CH1, EVENTOUT	ADC1_IN6
17	F3	23	32	M4	PA7	I/O	FT	-	SPI1_MOSI, TIM1_CH1N, TIM3_CH2, EVENTOUT	ADC1_IN7
-	-	24	33	K5	PC4	I/O	FT	-	EVENTOUT	ADC1_IN14
-	1	25	34	L5	PC5	I/O	FT	-	EVENTOUT	ADC1_IN15
18	G5	26	35	M5	PB0	I/O	FT	-	TIM1_CH2N, TIM3_CH3, EVENTOUT	ADC1_IN8
19	G4	27	36	M6	PB1	I/O	FT	-	TIM1_CH3N, TIM3_CH4, EVENTOUT	ADC1_IN9
20	G3	28	37	L6	PB2	1/0	FT	-	EVENTOUT	BOOT1
-	-	ı	38	M7	PE7	1/0	FT	-	TIM1_ETR, EVENTOUT	-
-	-	ı	39	L7	PE8	1/0	FT	-	TIM1_CH1N, EVENTOUT	-
-	_	-	40	M8	PE9	I/O	FT	-	TIM1_CH1, EVENTOUT	-
-	-	-	41	L8	PE10	I/O	FT	-	TIM1_CH2N, EVENTOUT	-
-	-	-	42	M9	PE11	I/O	FT	-	SPI4_NSS, TIM1_CH2, EVENTOUT	-
-	-	-	43	L9	PE12	I/O	FT	-	SPI4_SCK, TIM1_CH3N, EVENTOUT	-
-	-	-	44	M10	PE13	I/O	FT	-	SPI4_MISO, TIM1_CH3, EVENTOUT	-

Table 8. STM32F401xB/STM32F401xC pin definitions (continued)

	Pin	Nun	nber				re			
UQFN48	WLCSP49	LQFP64	LQFP100	UFBGA100	Pin name (function after reset) <sup>(1)</sup>	Pin type	I/O structure	Notes	Alternate functions	Additional functions
-	-	-	45	M11	PE14	I/O	FT	-	SPI4_MOSI, TIM1_CH4, EVENTOUT	-
-	-	-	46	M12	PE15	I/O	FT	-	TIM1_BKIN, EVENTOUT	-
21	E3	29	47	L10	PB10	I/O	FT	-	SPI2_SCK/I2S2_CK, I2C2_SCL, TIM2_CH3, EVENTOUT	-
-	-	-	-	K9	PB11	I/O	FT	-	EVENTOUT	-
22	G2	30	48	L11	VCAP_1	S	-	-	-	-
23	D3	31	49	F12	VSS	S	-	-	-	-
24	F2	32	50	G12	VDD	S	-	-	-	-
25	E2	33	51	L12	PB12	I/O	FT	-	SPI2_NSS/I2S2_WS, I2C2_SMBA, TIM1_BKIN, EVENTOUT	-
26	G1	34	52	K12	PB13	I/O	FT	-	SPI2_SCK/I2S2_CK, TIM1_CH1N, EVENTOUT	-
27	F1	35	53	K11	PB14	I/O	FT	-	SPI2_MISO, I2S2ext_SD, TIM1_CH2N, EVENTOUT	-
28	E1	36	54	K10	PB15	I/O	FT	-	SPI2_MOSI/I2S2_SD, TIM1_CH3N, EVENTOUT	RTC_REFIN
-	-	-	55	-	PD8	I/O	FT	-	EVENTOUT	-
-	-	-	56	K8	PD9	I/O	FT	-	EVENTOUT	-
-	-	-	57	J12	PD10	I/O	FT	-	EVENTOUT	-
-	-	-	58	J11	PD11	I/O	FT	-	EVENTOUT	-
-	-	-	59	J10	PD12	I/O	FT	-	TIM4_CH1, EVENTOUT	-
-	-	-	60	H12	PD13	I/O	FT	-	TIM4_CH2, EVENTOUT	-
-	-	-	61	H11	PD14	I/O	FT	-	TIM4_CH3, EVENTOUT	-
-	-	-	62	H10	PD15	I/O	FT	-	TIM4_CH4, EVENTOUT	-
-	-	37	63	E12	PC6	I/O	FT	-	I2S2_MCK, USART6_TX, TIM3_CH1, SDIO_D6, EVENTOUT	-
-	-	38	64	E11	PC7	I/O	FT	-	I2S3_MCK, USART6_RX, TIM3_CH2, SDIO_D7, EVENTOUT	-



Table 8. STM32F401xB/STM32F401xC pin definitions (continued)

	Pin	Nun	nber				e			
UQFN48	WLCSP49	LQFP64	LQFP100	UFBGA100	Pin name (function after reset) <sup>(1)</sup>	Pin type	I/O structure	Notes	Alternate functions	Additional functions
-	-	39	65	E10	PC8	I/O	FT	-	USART6_CK, TIM3_CH3, SDIO_D0, EVENTOUT	-
-	-	40	66	D12	PC9	I/O	FT	-	I2S_CKIN, I2C3_SDA, TIM3_CH4, SDIO_D1, MCO_2, EVENTOUT	-
29	D1	41	67	D11	PA8	I/O	FT	-	I2C3_SCL, USART1_CK, TIM1_CH1, OTG_FS_SOF, MCO_1, EVENTOUT	-
30	D2	42	68	D10	PA9	I/O	FT	-	I2C3_SMBA, USART1_TX, TIM1_CH2, EVENTOUT	OTG_FS_VBUS
31	C2	43	69	C12	PA10	I/O	FT	-	USART1_RX, TIM1_CH3, OTG_FS_ID, EVENTOUT	-
32	C1	44	70	B12	PA11	I/O	FT	-	USART1_CTS, USART6_TX, TIM1_CH4, OTG_FS_DM, EVENTOUT	-
33	СЗ	45	71	A12	PA12	I/O	FT	-	USART1_RTS, USART6_RX, TIM1_ETR, OTG_FS_DP, EVENTOUT	-
34	В3	46	72	A11	PA13 (JTMS- SWDIO)	I/O	FT	-	JTMS-SWDIO, EVENTOUT	-
-	1	1	73	C11	VCAP_2	S	1	-	-	-
35	В1	47	74	F11	VSS	S	1	-	-	-
36	-	48	75	G11	VDD	S	1	-	-	-
-	B2	-	-	-	VDD	S	-	-	-	-
37	A1	49	76	A10	PA14 (JTCK- SWCLK)	I/O	FT	-	JTCK-SWCLK, EVENTOUT	-
38	A2	50	77	A9	PA15 (JTDI)	I/O	FT	-	JTDI, SPI1_NSS, SPI3_NSS/I2S3_WS, TIM2_CH1/TIM2_ETR, JTDI, EVENTOUT	-
-	1	51	78	B11	PC10	I/O	FT	-	SPI3_SCK/I2S3_CK, SDIO_D2, EVENTOUT	-
-	-	52	79	C10	PC11	I/O	FT	-	I2S3ext_SD, SPI3_MISO, SDIO_D3, EVENTOUT	-
-	-	53	80	B10	PC12	I/O	FT	-	SPI3_MOSI/I2S3_SD, SDIO_CK, EVENTOUT	-
-	-	-	81	C9	PD0	I/O	FT	-	EVENTOUT	-

Table 8. STM32F401xB/STM32F401xC pin definitions (continued)

	Pin	Nun	nber				J.			
UQFN48	WLCSP49	LQFP64	LQFP100	UFBGA100	Pin name (function after reset) <sup>(1)</sup>	Pin type	I/O structure	Notes	Alternate functions	Additional functions
-	-	-	82	В9	PD1	I/O	FT	-	EVENTOUT	-
-	-	54	83	C8	PD2	I/O	FT	-	TIM3_ETR, SDIO_CMD, EVENTOUT	-
-	-	1	84	В8	PD3	I/O	FT	-	SPI2_SCK/I2S2_CK, USART2_CTS, EVENTOUT	-
-	-	-	85	В7	PD4	I/O	FT	-	USART2_RTS, EVENTOUT	-
-	1	1	86	A6	PD5	I/O	FT	-	USART2_TX, EVENTOUT	-
-	1	1	87	В6	PD6	I/O	FT	-	SPI3_MOSI/I2S3_SD, USART2_RX, EVENTOUT	-
-	-	-	88	A5	PD7	I/O	FT	-	USART2_CK, EVENTOUT	-
39	A3	55	89	A8	PB3 (JTDO-SWO)	I/O	FT	-	JTDO-SWO, SPI1_SCK, SPI3_SCK/I2S3_CK, I2C2_SDA, TIM2_CH2, EVENTOUT	-
40	A4	56	90	A7	PB4 (NJTRST)	I/O	FT	-	NJTRST, SPI1_MISO, SPI3_MISO, I2S3ext_SD, I2C3_SDA, TIM3_CH1, EVENTOUT	-
41	B4	57	91	C5	PB5	I/O	FT	-	SPI1_MOSI, SPI3_MOSI/I2S3_SD, I2C1_SMBA, TIM3_CH2, EVENTOUT	-
42	C4	58	92	B5	PB6	I/O	FT	-	I2C1_SCL, USART1_TX, TIM4_CH1, EVENTOUT	-
43	D4	59	93	B4	PB7	I/O	FT	-	I2C1_SDA, USART1_RX, TIM4_CH2, EVENTOUT	-
44	A5	60	94	A4	воото	I	В	-	-	$V_{PP}$
45	B5	61	95	A3	PB8	I/O	FT	-	I2C1_SCL, TIM4_CH3, TIM10_CH1, SDIO_D4, EVENTOUT	-
46	C5	62	96	ВЗ	PB9	I/O	FT	-	SPI2_NSS/I2S2_WS, I2C1_SDA, TIM4_CH4, TIM11_CH1, SDIO_D5, EVENTOUT	-
-	-	ı	97	СЗ	PE0	I/O	FT	-	TIM4_ETR, EVENTOUT	-
-	-	-	98	A2	PE1	I/O	FT	-	EVENTOUT	-



Table 8. STM32F401xB/STM32F401xC pin definitions (continued)

	47 A6 63 99 -						re			
UQFN48	WLCSP49	LQFP64	LQFP100	UFBGA100	Pin name (function after reset) <sup>(1)</sup>	Pin type	I/O structure	Notes	Alternate functions	Additional functions
47	A6	63	99	-	VSS	S	-	-	-	-
-	В6	-	1	НЗ	PDR_ON	I	FT	-	-	-
48	A7	64	100	-	VDD	S	-	-	-	-

- 1. Function availability depends on the chosen device.
- PC13, PC14 and PC15 are supplied through the power switch. Since the switch only sinks a limited amount of current (3 mA), the use of GPIOs PC13 to PC15 in output mode is limited:

   The speed should not exceed 2 MHz with a maximum load of 30 pF.

  - These I/Os must not be used as a current source (e.g. to drive an LED).
- Main function after the first backup domain power-up. Later on, it depends on the contents of the RTC registers even after reset (because these registers are not reset by the main reset). For details on how to manage these I/Os, refer to the RTC register description sections in the STM32F401xx reference manual.
- 4. FT = 5 V tolerant except when in analog mode or oscillator mode (for PC14, PC15, PH0 and PH1).
- If the device is delivered in an UFBGA100 and the BYPASS\_REG pin is set to VDD (Regulator off/internal reset ON mode), then PA0 is used as an internal Reset (active low)



Table 9. Alternate function mapping

_								ilato lalloti							,		
	<b>5</b> 1	AF00	AF01	AF02	AF03	AF04	AF05	AF06	AF07	AF08	AF09	AF10	AF11	AF12	AF13	AF14	AF15
	Port	SYS_AF	TIM1/TIM2	TIM3/ TIM4/ TIM5	TIM9/ TIM10/ TIM11	I2C1/I2C2/ I2C3	SPI1/SPI2/ I2S2/SPI3/ I2S3/SPI4	SPI2/I2S2/ SPI3/ I2S3	SPI3/I2S3/ USART1/ USART2	USART6	I2C2/ I2C3	OTG1_FS		SDIO			
	PA0	-	TIM2_CH1/ TIM2_ETR	TIM5_CH1	-	-	-	-	USART2_ CTS	-	-	-	-	-	-	-	EVENT OUT
	PA1	-	TIM2_CH2	TIM5_CH2	-	-	-	-	USART2_ RTS	-	-	-	-	-	-	-	EVENT OUT
	PA2	-	TIM2_CH3	TIM5_CH3	TIM9_CH1	-	-	-	USART2_ TX	-	-	-	-	-	-	-	EVENT OUT
	PA3	-	TIM2_CH4	TIM5_CH4	TIM9_CH2	-		-	USART2_ RX	-	-	-	-	-	-	-	EVENT OUT
	PA4	-	-	-	-	-	SPI1_NSS	SPI3_NSS/ I2S3_WS	USART2_ CK	-	-	-	-	-	-	-	EVENT OUT
	PA5	-	TIM2_CH1/ TIM2_ETR	-	-	-	SPI1_SCK	-	-	-	-	-	-	-	-	-	EVENT OUT
	PA6	-	TIM1_BKIN	TIM3_CH1	-	-	SPI1_ MISO	-	-	-	-	-	-	-	-	-	EVENT OUT
t A	PA7	-	TIM1_CH1N	TIM3_CH2	-	-	SPI1_ MOSI	-	-	-	-	-	-	-	-	-	EVENT OUT
Port A	PA8	MCO_1	TIM1_CH1	-	-	I2C3_SCL	-	-	USART1_ CK	-	-	OTG_FS_ SOF	-	-	-	-	EVENT OUT
	PA9	-	TIM1_CH2	-	-	I2C3_ SMBA	-	-	USART1_ TX	-	-	OTG_FS_ VBUS	-	-		-	EVENT OUT
	PA10	-	TIM1_CH3	-	-	-	-	-	USART1_ RX	-	-	OTG_FS_I D	-	-	-	-	EVENT OUT
	PA11	-	TIM1_CH4	-	-	-	-	-	USART1_ CTS	USART6_ TX	-	OTG_FS_ DM	-	-	-	-	EVENT OUT
	PA12	-	TIM1_ETR	-	-	-	-	-	USART1_ RTS	USART6_ RX	-	OTG_FS_ DP	-	-	-	-	EVENT OUT
	PA13	JTMS_ SWDIO	-		-		-	-	-	-	-	-	-	-	-	-	EVENT OUT
	PA14	JTCK_ SWCLK	-	-	-	-	-	-	-	-	-	-	-	-	-	-	EVENT OUT
	PA15	JTDI	TIM2_CH1/ TIM2_ETR	-	=	-	SPI1_NSS	SPI3_NSS/ I2S3_WS	-	-	1	-	-	-	-	-	EVENT OUT

45/134

					Т	able 9. A	Iternate f	unction ma	apping (c	ontinue	d)						
		AF00	AF01	AF02	AF03	AF04	AF05	AF06	AF07	AF08	AF09	AF10	AF11	AF12	AF13	AF14	AF15
	Port	SYS_AF	TIM1/TIM2	TIM3/ TIM4/ TIM5	TIM9/ TIM10/ TIM11	I2C1/I2C2/ I2C3	SPI1/SPI2/ I2S2/SPI3/ I2S3/SPI4	SPI2/I2S2/ SPI3/ I2S3	SPI3/I2S3/ USART1/ USART2	USART6	I2C2/ I2C3	OTG1_FS		SDIO			
	PB0	-	TIM1_CH2N	TIM3_CH3		-	-	-,	-	-	-,	-,	-	-	-	-	EVENT OUT
	PB1	-	TIM1_CH3N	TIM3_CH4	-	-	-	-	-	-	-	-	-	-	-	-	EVENT OUT
	PB2	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	EVENT OUT
	PB3	JTDO- SWO	TIM2_CH2	-	-	-	SPI1_SCK	SPI3_SCK/ I2S3_CK	-	-	I2C2_SDA	-	-	-	-	-	EVENT OUT
	PB4	JTRST	-	TIM3_CH1	-	-	SPI1_ MISO	SPI3_MISO	I2S3ext_S D	-	I2C3_SDA	-	-	-	-	-	EVENT OUT
	PB5	-	-	TIM3_CH2	-	I2C1_ SMBA	SPI1 _MOSI	SPI3_MOSI/ I2S3_SD	-	-	-	-	-	-	-	-	EVENT OUT
	PB6	-	-	TIM4_CH1	-	I2C1_SCL	-	-	USART1_ TX	-	-	-	-	-	-	-	EVENT OUT
Port B	PB7	-	-	TIM4_CH2	-	I2C1_SDA	-	-	USART1_ RX	-	-	-	-	-	-	-	EVENT OUT
	PB8	-	-	TIM4_CH3	TIM10_CH1	I2C1_SCL	-	-	-	-	-	-	-	SDIO_ D4	-	-	EVENT OUT
	PB9	-	-	TIM4_CH4	TIM11_CH1	I2C1_SDA	SPI2_NSS/I 2S2_WS	-	-	-	-	-	-	SDIO_ D5	-	-	EVENT OUT
	PB10	-	TIM2_CH3	-	-	I2C2_SCL	SPI2_SCK/I 2S2_CK	-	-	-	-	-	-	-	-	-	EVENT OUT
	PB12	-	TIM1_BKIN	-	-	I2C2_ SMBA	SPI2_NSS/I 2S2_WS	-	-	-	-	-	-	-	-	-	EVENT OUT
	PB13	-	TIM1_CH1N	-	-	-	SPI2_SCK/I 2S2_CK	-	-	-	-	-	-	-	-	-	EVENT OUT
	PB14	-	TIM1_CH2N	-	-	-	SPI2_MISO	I2S2ext_SD	-	-	-	-	-	-	-	1	EVENT OUT
	PB15	RTC_ REFN	TIM1_CH3N	-	-	-	SPI2_MOSI /I2S2_SD	-	-	-	-	-	-	-	-	-	EVENT OUT





Table 9. Alternate function mapping (continued)

	Port	AF00	AF01	AF02	AF03	AF04	AF05	AF06	AF07	AF08	AF09	AF10	AF11	AF12	AF13	AF14	AF15
	Poit	SYS_AF	TIM1/TIM2	TIM3/ TIM4/ TIM5	TIM9/ TIM10/ TIM11	I2C1/I2C2/ I2C3	SPI1/SPI2/ I2S2/SPI3/ I2S3/SPI4	SPI2/I2S2/ SPI3/ I2S3	SPI3/I2S3/ USART1/ USART2	USART6	I2C2/ I2C3	OTG1_FS		SDIO			
	PC0	-	-	-	-	-	-	-	-	-	-	-	-	-	-	1	EVENT OUT
	PC1	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	EVENT OUT
	PC2	-	-	-	-	-	SPI2_ MISO	I2S2ext_SD	-	-	-	-	-	-	-	ı	EVENT OUT
	PC3	-	-	-	-	-	SPI2_MOSI /I2S2_SD	-	-	-	-	-	-	-	-	1	EVENT OUT
	PC4	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	EVENT OUT
	PC5	-	-	-	-	-	-	-	-	-	-	-	-	-	-	1	EVENT OUT
	PC6	-		TIM3_CH1	-	-	I2S2_MCK	-	-	USART6_ TX	-	-	-	SDIO_ D6	-	1	EVENT OUT
ပ	PC7	-		TIM3_CH2	-	-	-	12S3_MCK	-	USART6_ RX	-	-	-	SDIO_ D7	-	-	EVENT OUT
Port C	PC8	-	-	TIM3_CH3	-	-	-	-	-	USART6_ CK	-	-	-	SDIO_ D0	-	1	EVENT OUT
	PC9	MCO_2	-	TIM3_CH4	-	I2C3_SDA	I2S_CKIN	-	-	-	-	-	-	SDIO_ D1	-	1	EVENT OUT
	PC10	-	-	-	-	-	-	SPI3_SCK/ I2S3_CK	-	-	-	-	-	SDIO_ D2	-	1	EVENT OUT
	PC11	-	-	-	-	-	I2S3ext_ SD	SPI3_MISO	-	-	-	-	-	SDIO_ D3	-	-	EVENT OUT
	PC12	-	-	-	-	-	-	SPI3_MOSI/ I2S3_SD	-	-	-	-	-	SDIO_ CK	-	-	EVENT OUT
	PC13	-	-	-	-	-	-	-	-	-	-	-	-	-	-	1	EVENT OUT
	PC14	-	-,	-,	-	-	-	-	-	-	-	-	-	-	-	1	EVENT OUT
	PC15	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	EVENT OUT

					T	able 9. A	Iternate f	unction ma	apping (d	ontinue	d)	<u> </u>					
		AF00	AF01	AF02	AF03	AF04	AF05	AF06	AF07	AF08	AF09	AF10	AF11	AF12	AF13	AF14	AF15
	Port	SYS_AF	TIM1/TIM2	TIM3/ TIM4/ TIM5	TIM9/ TIM10/ TIM11	I2C1/I2C2/ I2C3	SPI1/SPI2/ I2S2/SPI3/ I2S3/SPI4	SPI2/I2S2/ SPI3/ I2S3	SPI3/I2S3/ USART1/ USART2	USART6	12C2/ 12C3	OTG1_FS		SDIO			
	PD0	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	EVENT OUT
	PD1	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	EVENT OUT
	PD2	-	-	TIM3_ETR	-	-	-	-	-	-	-	-	-	SDIO_ CMD	-	-	EVENT OUT
	PD3	-	-	-	-	-	SPI2_SCK/ I2S2_CK	-	USART2_ CTS		-	-	-	-	-	-	EVENT OUT
	PD4	-	-	-	-	-	-	-	USART2_ RTS		-	-	-	-	-	-	EVENT OUT
	PD5	-	-	-	-	-	-	-	USART2_ TX	-	-	-	-	-	-	-	EVENT OUT
	PD6	-	-	-	-	-	SPI3_MOSI /I2S3_SD	-	USART2_ RX	-	-	-	-	-	-	-	EVENT OUT
0	PD7	-	-	-	-	-	-	-	USART2_ CK	-	-	-	-	-	-	-	EVENT OUT
Port D	PD8	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	EVENT OUT
	PD9	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	EVENT OUT
	PD10	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	EVENT OUT
	PD11	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	EVENT OUT
	PD12	-	-	TIM4_CH1	-	-	-	-	-	-	-	-	-	-	-	-	EVENT OUT
	PD13	-	-	TIM4_CH2	-	-	-	-	-	-	-	-	-	-	-	-	EVENT OUT
	PD14	-	-	TIM4_CH3	-	-	-	-	-	-	-	-	-	-	-	-	EVENT OUT
	PD15	-	-	TIM4_CH4	-	-	-	-	-	-	-	-	-	-	-	1	EVENT OUT





Table 9. Alternate function mapping (continued)

	Tubio o. Alternate ranetton mapping (continued)																
	Port	AF00	AF01	AF02	AF03	AF04	AF05	AF06	AF07	AF08	AF09	AF10	AF11	AF12	AF13	AF14	AF15
	roit	SYS_AF	TIM1/TIM2	TIM3/ TIM4/ TIM5	TIM9/ TIM10/ TIM11	I2C1/I2C2/ I2C3	SPI1/SPI2/ I2S2/SPI3/ I2S3/SPI4	SPI2/I2S2/ SPI3/ I2S3	SPI3/I2S3/ USART1/ USART2	USART6	12C2/ 12C3	OTG1_FS		SDIO			
	PE0	-	-	TIM4_ETR	-	-	-	-	-	-	-	-	-	-	-	-	EVENT OUT
	PE1	-	TIM1_CH2N	-	-	-	-	-	-	-	-	-	-	-	-	-	EVENT OUT
	PE2	TRACECL K	-	-	-	-	SPI4_SCK	-	-	-	-	-	-	-	-	-	EVENT OUT
	PE3	TRACED0	-	-	-	-	-	-	-	-	-	-	-	-	-	-	EVENT OUT
	PE4	TRACED1	-	-	-	-	SPI4_NSS	-	-	-	-	-	-	-	-	-	EVENT OUT
	PE5	TRACED2	-	-	TIM9_CH1	-	SPI4_MISO	-	-	-	-	-	-	-	-	-	EVENT OUT
	PE6	TRACED3	-	-	TIM9_CH2	-	SPI4_MOSI	-	-	-	-	-	-	-	-	-	EVENT OUT
Е	PE7	-	TIM1_ETR	-	-	-	-	-	-	-	-	-	-	-	-	-	EVENT OUT
Port E	PE8	-	TIM1_CH1N	-	-	-	-	-	-	-	-	-	-	-	-	-	EVENT OUT
	PE9	-	TIM1_CH1	-	-	-	-	-	-	-	-	-	-	-	-	-	EVENT OUT
	PE10	-	TIM1_CH2N	-	-	-	-	-	-	-	-	-	-	-	-	-	EVENT OUT
	PE11	-	TIM1_CH2	-	-	-	SPI4_NSS	-	-	-	-	-	-	-	-	-	EVENT OUT
	PE12	-	TIM1_CH3N	-	-	-	SPI4_SCK	-	-	-	-	-	-	-	-	-	EVENT OUT
	PE13	-	TIM1_CH3	-	-	-	SPI4_MISO	-	-	-	-	-	-	-	-	-	EVENT OUT
	PE14	-	TIM1_CH4	-	-	-	SPI4_MOSI	-	-	-	-	-	-	-	-	-	EVENT OUT
	PE15	-	TIM1_BKIN	-	-	-	-	-	-	-	-	-	-	-	-	-	EVENT OUT

DocID024738 Rev 5

Pinouts and pin description

Table 9. Alternate function mapping (continued)

_																	
	Port	AF00	AF01	AF02	AF03	AF04	AF05	AF06	AF07	AF08	AF09	AF10	AF11	AF12	AF13	AF14	AF15
	TOIL	SYS_AF	TIM1/TIM2	TIM3/ TIM4/ TIM5	TIM9/ TIM10/ TIM11	I2C1/I2C2/ I2C3	SPI1/SPI2/ I2S2/SPI3/ I2S3/SPI4	SPI2/I2S2/ SPI3/ I2S3	SPI3/I2S3/ USART1/ USART2	USART6	I2C2/ I2C3	OTG1_FS		SDIO			
	PH0	-	-	-	-	-	-	1	-	-	-	-	-	-	-	-	EVENT OUT
	PH1	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	EVENT OUT

# 5 Memory mapping

The memory map is shown in *Figure 15*.

Figure 15. Memory map




Table 10. STM32F401xB/STM32F401xC register boundary addresses

Bus	Boundary address	Peripheral
	0xE010 0000 - 0xFFFF FFFF	Reserved
Cortex <sup>®</sup> -M4	0xE000 0000 - 0xE00F FFFF	Cortex-M4 internal peripherals
	0x5004 0000 - 0xDFFF FFFF	Reserved
AHB2	0x5000 0000 - 0x5003 FFFF	USB OTG FS
	0x4002 6800 - 0x4FFF FFFF	Reserved
	0x4002 6400 - 0x4002 67FF	DMA2
	0x4002 6000 - 0x4002 63FF	DMA1
	0x4002 5000 - 0x4002 4FFF	Reserved
	0x4002 3C00 - 0x4002 3FFF	Flash interface register
	0x4002 3800 - 0x4002 3BFF	RCC
	0x4002 3400 - 0x4002 37FF	Reserved
AHB1	0x4002 3000 - 0x4002 33FF	CRC
Andi	0x4002 2000 - 0x4002 2FFF	Reserved
	0x4002 1C00 - 0x4002 1FFF	GPIOH
	0x4002 1400 - 0x4002 1BFF	Reserved
	0x4002 1000 - 0x4002 13FF	GPIOE
	0x4002 0C00 - 0x4002 0FFF	GPIOD
	0x4002 0800 - 0x4002 0BFF	GPIOC
	0x4002 0400 - 0x4002 07FF	GPIOB
	0x4002 0000 - 0x4002 03FF	GPIOA

Table 10. STM32F401xB/STM32F401xC register boundary addresses (continued)

Bus	Boundary address	Peripheral
	0x4001 4C00- 0x4001 FFFF	Reserved
	0x4001 4800 - 0x4001 4BFF	TIM11
	0x4001 4400 - 0x4001 47FF	TIM10
	0x4001 4000 - 0x4001 43FF	TIM9
	0x4001 3C00 - 0x4001 3FFF	EXTI
	0x4001 3800 - 0x4001 3BFF	SYSCFG
	0x4001 3400 - 0x4001 37FF	SPI4/I2S4
	0x4001 3000 - 0x4001 33FF	SPI1
	0x4001 2C00 - 0x4001 2FFF	SDIO
APB2	0x4001 2400 - 0x4001 2BFF	Reserved
	0x4001 2000 - 0x4001 23FF	ADC1
	0x4001 1800 - 0x4001 1FFF	Reserved
	0x4001 1400 - 0x4001 17FF	USART6
	0x4001 1000 - 0x4001 13FF	USART1
	0x4001 0800 - 0x4001 0FFF	Reserved
	0x4001 0400 - 0x4001 07FF	TIM8
	0x4001 0000 - 0x4001 03FF	TIM1
	0x4000 7400 - 0x4000 FFFF	Reserved

Table 10. STM32F401xB/STM32F401xC register boundary addresses (continued)

Bus	Boundary address	Peripheral
	0x4000 7000 - 0x4000 73FF	PWR
	0x4000 6000 - 0x4000 6FFF	Reserved
	0x4000 5C00 - 0x4000 5FFF	I2C3
	0x4000 5800 - 0x4000 5BFF	I2C2
	0x4000 5400 - 0x4000 57FF	I2C1
	0x4000 4800 - 0x4000 53FF	Reserved
	0x4000 4400 - 0x4000 47FF	USART2
	0x4000 4000 - 0x4000 43FF	I2S3ext
	0x4000 3C00 - 0x4000 3FFF	SPI3 / I2S3
APB1	0x4000 3800 - 0x4000 3BFF	SPI2 / I2S2
	0x4000 3400 - 0x4000 37FF	I2S2ext
	0x4000 3000 - 0x4000 33FF	IWDG
	0x4000 2C00 - 0x4000 2FFF	WWDG
	0x4000 2800 - 0x4000 2BFF	RTC & BKP Registers
	0x4000 1000 - 0x4000 27FF	Reserved
	0x4000 0C00 - 0x4000 0FFF	TIM5
	0x4000 0800 - 0x4000 0BFF	TIM4
	0x4000 0400 - 0x4000 07FF	TIM3
	0x4000 0000 - 0x4000 03FF	TIM2

## 6 Electrical characteristics

#### 6.1 Parameter conditions

Unless otherwise specified, all voltages are referenced to V<sub>SS</sub>.

#### 6.1.1 Minimum and maximum values

Unless otherwise specified the minimum and maximum values are guaranteed in the worst conditions of ambient temperature, supply voltage and frequencies by tests in production on 100% of the devices with an ambient temperature at  $T_A = 25$  °C and  $T_A = T_A$ max (given by the selected temperature range).

Data based on characterization results, design simulation and/or technology characteristics are indicated in the table footnotes and are not tested in production. Based on characterization, the minimum and maximum values refer to sample tests and represent the mean value plus or minus three times the standard deviation (mean  $\pm 3 \sigma$ ).

### 6.1.2 Typical values

Unless otherwise specified, typical data are based on  $T_A$  = 25 °C,  $V_{DD}$  = 3.3 V (for the 1.7 V  $\leq$  V<sub>DD</sub>  $\leq$  3.6 V voltage range). They are given only as design guidelines and are not tested.

Typical ADC accuracy values are determined by characterization of a batch of samples from a standard diffusion lot over the full temperature range, where 95% of the devices have an error less than or equal to the value indicated (mean  $\pm 2 \sigma$ ).

### 6.1.3 Typical curves

Unless otherwise specified, all typical curves are given only as design guidelines and are not tested.

### 6.1.4 Loading capacitor

The loading conditions used for pin parameter measurement are shown in *Figure 16*.


C = 50 pF \_\_\_\_\_\_ MCU pin

Figure 16. Pin loading conditions

# 6.1.5 Pin input voltage

The input voltage measurement on a pin of the device is described in *Figure 17*.

Figure 17. Input voltage measurement



## 6.1.6 Power supply scheme

**VBA1** Backup circuitry VBAT = (OSC32K,RTC, Power 1.65 to 3.6V Wakeup logic switch Backup registers) 10 **GPIOs** Logic <u>e</u> VCAP 1 Kernel logic VCAP 2 (CPU, digital & RAM) 2 × 2.2 μF or 1 × 4.7 μF VDD **VDD** Voltage 1/2/...4/5 regulator VSS 6 × 100 nF + 1 × 4.7 μF 1/2/...4/5 Flash memory BYPASS\_REG Reset PDR\_ON controller VDD **VDDA** VREF VREF+ Analog: 100 nF RCs, ADC **VREF** + 1 µF VSSA MS31488V2

Figure 18. Power supply scheme

- 1. To connect PDR\_ON pin, refer to Section 3.14: Power supply supervisor.
- 2. The 4.7  $\mu F$  ceramic capacitor must be connected to one of the  $V_{DD}$  pin.
- 3.  $V_{CAP\ 2}$  pad is only available on LQFP100 and UFBGA100 packages.
- 4.  $V_{DDA}=V_{DD}$  and  $V_{SSA}=V_{SS}$ .

Caution:

Each power supply pair ( $V_{DD}/V_{SS}$ ,  $V_{DDA}/V_{SSA}$  ...) must be decoupled with filtering ceramic capacitors as shown above. These capacitors must be placed as close as possible to, or below, the appropriate pins on the underside of the PCB to ensure good operation of the device. It is not recommended to remove filtering capacitors to reduce PCB size or cost. This might cause incorrect operation of the device.



### 6.1.7 Current consumption measurement

IDD\_VBAT VBAT VDDA

Figure 19. Current consumption measurement scheme

# 6.2 Absolute maximum ratings

Stresses above the absolute maximum ratings listed in *Table 11: Voltage characteristics*, *Table 12: Current characteristics*, and *Table 13: Thermal characteristics* may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these conditions is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

Symbol	Ratings	Min	Max	Unit
V <sub>DD</sub> -V <sub>SS</sub>	External main supply voltage (including $V_{DDA}$ , $V_{DD}$ and $V_{BAT}$ ) <sup>(1)</sup>	-0.3	4.0	
	Input voltage on FT pins <sup>(2)</sup>	V <sub>SS</sub> -0.3	V <sub>DD</sub> +4.0	V
$V_{IN}$	Input voltage on any other pin	V <sub>SS</sub> -0.3	4.0	
	Input voltage for BOOT0	$V_{SS}$	9.0	
$ \Delta V_{DDx} $	Variations between different V <sub>DD</sub> power pins	-	50	mV
V <sub>SSX</sub> -V <sub>SS</sub>	Variations between all the different ground pins	-	50	IIIV
V <sub>ESD(HBM)</sub>	Electrostatic discharge voltage (human body model)	see Section 6.3.14: Absolute maximum ratings (electrical sensitivity)		

Table 11. Voltage characteristics

All main power (V<sub>DD</sub>, V<sub>DDA</sub>) and ground (V<sub>SS</sub>, V<sub>SSA</sub>) pins must always be connected to the external power supply, in the permitted range.

<sup>2.</sup> V<sub>IN</sub> maximum value must always be respected. Refer to *Table 12* for the values of the maximum allowed injected current.

**Table 12. Current characteristics** 

Symbol	Ratings	Max.	Unit
$\Sigma I_{VDD}$	Total current into sum of all V <sub>DD_x</sub> power lines (source) <sup>(1)</sup>	160	
Σl <sub>VSS</sub>	$\Sigma I_{VSS}$ Total current out of sum of all $V_{SS_x}$ ground lines (sink) <sup>(1)</sup>		
I <sub>VDD</sub>	I <sub>VDD</sub> Maximum current into each V <sub>DD_x</sub> power line (source) <sup>(1)</sup>		
I <sub>VSS</sub>	Maximum current out of each V <sub>SS_x</sub> ground line (sink) <sup>(1)</sup>	-100	
1	Output current sunk by any I/O and control pin	25	
I <sub>IO</sub>	Output current sourced by any I/O and control pin	-25	mA
71	Total output current sunk by sum of all I/O and control pins (2)	120	
Σl <sub>IO</sub>	Total output current sourced by sum of all I/Os and control pins <sup>(2)</sup>	-120	
. (3)	Injected current on FT pins (4)	5/.0	
I <sub>INJ(PIN)</sub> (3)	Injected current on NRST and B pins (4)	-5/+0	
ΣΙ <sub>ΙΝJ(PIN)</sub>	ΣΙ <sub>ΙΝJ(PIN)</sub> Total injected current (sum of all I/O and control pins) <sup>(5)</sup>		

- All main power (V<sub>DD</sub>, V<sub>DDA</sub>) and ground (V<sub>SS</sub>, V<sub>SSA</sub>) pins must always be connected to the external power supply, in the permitted range.
- This current consumption must be correctly distributed over all I/Os and control pins. The total output current must not be sunk/sourced between two consecutive power supply pins referring to high pin count LQFP packages.
- 3. Negative injection disturbs the analog performance of the device. See note in Section 6.3.20: 12-bit ADC characteristics.
- 4. Positive injection is not possible on these I/Os and does not occur for input voltages lower than the specified maximum value.
- When several inputs are submitted to a current injection, the maximum ΣI<sub>INJ(PIN)</sub> is the absolute sum of the positive and negative injected currents (instantaneous values).

**Table 13. Thermal characteristics** 

Symbol Ratings		Value	Unit
T <sub>STG</sub>	Storage temperature range	-65 to +150	
T <sub>J</sub>	Maximum junction temperature	125	
T <sub>LEAD</sub>	Maximum lead temperature during soldering (WLCSP49, LQFP64/100, UFQFPN48, UFBGA100)	see note <sup>(1)</sup>	°C

Compliant with JEDEC Std J-STD-020D (for small body, Sn-Pb or Pb assembly), the ST ECOPACK<sup>®</sup>
7191395 specification, and the European directive on Restrictions on Hazardous Substances (ROHS
directive 2011/65/EU, July 2011).



# 6.3 Operating conditions

# 6.3.1 General operating conditions

Table 14. General operating conditions

Symbol	Parameter	Conditions	Min	Тур	Max	Unit	
£	Internal ALID clock fraguency	Power Scale3: Regulator ON, VOS[1:0] bits in PWR_CR register = 0x01	0	-	60		
f <sub>HCLK</sub>	Internal AHB clock frequency	Power Scale2: Regulator ON, VOS[1:0] bits in PWR_CR register = 0x10	0	-	84	MHz	
f <sub>PCLK1</sub>	Internal APB1 clock frequency		0	-	42		
f <sub>PCLK2</sub>	Internal APB2 clock frequency		0	_	84		
$V_{DD}$	Standard operating voltage		1.7 <sup>(1)</sup>	-	3.6		
V <sub>DDA</sub> (2)(3)	Analog operating voltage (ADC limited to 1.2 M samples)	Must be the same potential as $V_{DD}^{(4)}$	1.7 <sup>(1)</sup>	-	2.4		
(2)(3)	Analog operating voltage (ADC limited to 2.4 M samples)	Must be the same potential as V <sub>DD</sub>	2.4	-	3.6		
V <sub>BAT</sub>	Backup operating voltage		1.65	-	3.6		
.,	Regulator ON: 1.2 V internal	VOS[1:0] bits in PWR_CR register = 0x01 Max frequency 60 MHz	1.08 <sup>(5)</sup>	1.14	1.20 <sup>(5)</sup>	V	
V <sub>12</sub>	voltage on V <sub>CAP_1</sub> /V <sub>CAP_2</sub> pins	VOS[1:0] bits in PWR_CR register = 0x10 Max frequency 84 MHz	1.20 <sup>(5)</sup>	1.26	1.32 <sup>(5)</sup>		
	Regulator OFF: 1.2 V external	Max. frequency 60 MHz.	1.1	1.14	1.2		
V <sub>12</sub>	voltage must be supplied on $V_{CAP\_1}/V_{CAP\_2}$ pins	Max. frequency 84 MHz.	1.2	1.26	1.32		
	Input voltage on RST and FT	$2 \text{ V} \leq \text{ V}_{DD} \leq 3.6 \text{ V}$	-0.3	-	5.5		
$V_{IN}$	pins <sup>(6)</sup>	$V_{DD} \leq 2 V$	-0.3	-	5.2		
	Input voltage on BOOT0 pin		0	-	9		
		UFQFPN48	-	-	625		
	Maximum allowed package	WLCSP49	-	-	385	mW	
$P_{D}$	power dissipation for suffix 6	LQFP64	-	-	313		
	and 7 <sup>(7)</sup>	LQFP100	-	-	465		
		UFBGA100	-	-	323		

	10010 14. 001	Table 14. General operating conditions (continued)							
Symbol	Parameter	Conditions	Min	Тур	Max	Unit			
	Ambient temperature for 6	Maximum power dissipation	<del>-4</del> 0	-	85				
TA	suffix version	Low power dissipation <sup>(8)</sup>	<del>-4</del> 0	-	105				
IA	Ambient temperature for 7 suffix version	Maximum power dissipation	<del>-4</del> 0	-	105	°C			
		Low power dissipation <sup>(8)</sup>	<del>-4</del> 0	-	125				
TJ	Junction temperature range	6 suffix version	-40	-	105				
		7 suffix version	-40	-	125	] '			

Table 14. General operating conditions (continued)

- 1. V<sub>DD</sub>/V<sub>DDA</sub> minimum value of 1.7 V with the use of an external power supply supervisor (refer to Section 3.14.2: Internal reset OFF).
- 2. When the ADC is used, refer to Table 66: ADC characteristics.
- 3. If  $V_{REF+}$  pin is present, it must respect the following condition:  $V_{DDA}-V_{REF+} < 1.2 \text{ V}$ .
- It is recommended to power V<sub>DD</sub> and V<sub>DDA</sub> from the same source. A maximum difference of 300 mV between V<sub>DD</sub> and V<sub>DDA</sub> can be tolerated during power-up and power-down operation.
- 5. Guaranteed by test in production
- 6. To sustain a voltage higher than VDD+0.3, the internal Pull-up and Pull-Down resistors must be disabled
- 7. If  $T_A$  is lower, higher  $P_D$  values are allowed as long as  $T_J$  does not exceed  $T_{Jmax}$ .
- 8. In low power dissipation state,  $T_A$  can be extended to this range as long as  $T_J$  does not exceed  $T_{Jmax}$ .

Table 15. Features depending on the operating power supply range

Operating power supply range	ADC operation	Maximum Flash memory access frequency with no wait states (f <sub>Flashmax</sub> )	Maximum Flash memory access frequency with wait states (1)(2)	I/O operation	Clock output frequency on I/O pins <sup>(3)</sup>	Possible Flash memory operations
V <sub>DD</sub> =1.7 to 2.1 V <sup>(4)</sup>	Conversion time up to 1.2 Msps	20 MHz <sup>(5)</sup>	84 MHz with 4 wait states	- No I/O compensation	up to 30 MHz	8-bit erase and program operations only
V <sub>DD</sub> = 2.1 to 2.4 V	Conversion time up to 1.2 Msps	22 MHz	84 MHz with 3 wait states	- No I/O compensation	up to 30 MHz	16-bit erase and program operations
V <sub>DD</sub> = 2.4 to 2.7 V	Conversion time up to 2.4 Msps	24 MHz	84 MHz with 3 wait states	<ul><li>I/O compensation works</li></ul>	up to 48 MHz	16-bit erase and program operations
V <sub>DD</sub> = 2.7 to 3.6 V <sup>(6)</sup>	Conversion time up to 2.4 Msps	30 MHz	84 MHz with 2 wait states	<ul><li>I/O compensation works</li></ul>	<ul> <li>up to</li> <li>84 MHz</li> <li>when V<sub>DD</sub> =</li> <li>3.0 to 3.6 V</li> <li>up to</li> <li>48 MHz</li> <li>when V<sub>DD</sub> =</li> <li>2.7 to 3.0 V</li> </ul>	32-bit erase and program operations




- Applicable only when the code is executed from Flash memory. When the code is executed from RAM, no wait state is required.
- Thanks to the ART accelerator and the 128-bit Flash memory, the number of wait states given here does not impact the execution speed from Flash memory since the ART accelerator allows to achieve a performance equivalent to 0 wait state program execution.
- 3. Refer to Table 56: I/O AC characteristics for frequencies vs. external load.
- V<sub>DD</sub>/V<sub>DDA</sub> minimum value of 1.7 V, with the use of an external power supply supervisor (refer to Section 3.14.2: Internal reset OFF).
- 5. Prefetch is not available. Refer to AN3430 application note for details on how to adjust performance and power.
- 6. The voltage range for the USB full speed embedded PHY can drop down to 2.7 V. However the electrical characteristics of D- and D+ pins will be degraded between 2.7 and 3 V.

# 6.3.2 VCAP\_1/VCAP\_2 external capacitors

Stabilization for the main regulator is achieved by connecting 2 external capacitor  $C_{\text{EXT}}$  to the VCAP\_1 and VCAP\_2 pins. For packages supporting only 1 VCAP pin, the 2 CEXT capacitors are replaced by a single capacitor.

C<sub>EXT</sub> is specified in *Table 16*.

Figure 20. External capacitor C<sub>EXT</sub>



1. Legend: ESR is the equivalent series resistance.

Table 16. VCAP\_1/VCAP\_2 operating conditions<sup>(1)</sup>

Symbol	Parameter	Conditions
CEXT	Capacitance of external capacitor with available VCAP_1 and VCAP_2 pins	2.2 µF
ESR	ESR of external capacitor with available VCAP_1 and VCAP_2 pins	< 2 Ω

<sup>1.</sup> When bypassing the voltage regulator, the two 2.2  $\mu$ F V<sub>CAP</sub> capacitors are not required and should be replaced by two 100 nF decoupling capacitors.

### 6.3.3 Operating conditions at power-up/power-down (regulator ON)

Subject to general operating conditions for  $T_{\Delta}$ .

Table 17. Operating conditions at power-up / power-down (regulator ON)

Symbol	Parameter	Min	Max	Unit
t <sub>VDD</sub>	V <sub>DD</sub> rise time rate	20	8	µs/V
	V <sub>DD</sub> fall time rate	20	8	μ5/ ν



### 6.3.4 Operating conditions at power-up / power-down (regulator OFF)

Subject to general operating conditions for  $T_A$ .

Table 18. Operating conditions at power-up / power-down (regulator OFF)<sup>(1)</sup>

Symbol	Parameter	Conditions	Min	Max	Unit
+	V <sub>DD</sub> rise time rate	Power-up	20	∞	
τ <sub>VDD</sub>	V <sub>DD</sub> fall time rate Power-down		20	∞	μs/V
+	V <sub>CAP_1</sub> and V <sub>CAP_2</sub> rise time rate	Power-up	20	∞	μ5/ ν
t <sub>VCAP</sub>	V <sub>CAP_1</sub> and V <sub>CAP_2</sub> fall time rate	Power-down	20	8	

To reset the internal logic at power-down, a reset must be applied on pin PA0 when V<sub>DD</sub> reach below 1.08 V.

Note: This feature is only available for UFBGA100 package.

### 6.3.5 Embedded reset and power control block characteristics

The parameters given in *Table 19* are derived from tests performed under ambient temperature and  $V_{DD}$  supply voltage @ 3.3V.

Table 19. Embedded reset and power control block characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
		PLS[2:0]=000 (rising edge)	2.09	2.14	2.19	
	P	PLS[2:0]=000 (falling edge)	1.98	2.04	2.08	
		PLS[2:0]=001 (rising edge)	2.23	2.30	2.37	
		PLS[2:0]=001 (falling edge)	2.13	2.19	2.25	
		PLS[2:0]=010 (rising edge)	2.39	2.45	2.51	
		PLS[2:0]=010 (falling edge)	2.29	2.35	2.39	
		PLS[2:0]=011 (rising edge)	2.54	2.60	2.65	
V	Programmable voltage detector level selection	PLS[2:0]=011 (falling edge)	2.44	2.51	2.56	V
$V_{PVD}$		PLS[2:0]=100 (rising edge)	2.70	2.76	2.82	V
		PLS[2:0]=100 (falling edge)	2.59	2.66	2.71	
		PLS[2:0]=101 (rising edge)	2.86	2.93	2.99	
		PLS[2:0]=101 (falling edge)	2.65	2.84	2.92	
		PLS[2:0]=110 (rising edge)	2.96	3.03	3.10	
		PLS[2:0]=110 (falling edge)	2.85	2.93	2.99	
		PLS[2:0]=111 (rising edge)	3.07	3.14	3.21	
		PLS[2:0]=111 (falling edge)	2.95	3.03	3.09	
V <sub>PVDhyst</sub> <sup>(2)</sup>	PVD hysteresis			100	ı	mV
Vpop/ps=	Power-on/power-down	Falling edge	1.60 <sup>(1)</sup>	1.68	1.76	V
V <sub>POR/PDR</sub>	reset threshold	Rising edge	1.64	1.72	1.80	٧

**Symbol Parameter Conditions** Min Typ Max Unit V<sub>PDRhyst</sub>(2) PDR hysteresis 40 mV Falling edge 2.13 2.19 2.24 Brownout level 1  $V_{BOR1}$ threshold Rising edge 2.23 2.29 2.33 Falling edge 2.44 2.50 2.56 Brownout level 2 ٧  $V_{BOR2}$ threshold 2.53 2.59 Rising edge 2.63 Falling edge 2.75 2.83 2.88 Brownout level 3  $V_{BOR3}$ threshold Rising edge 2.85 2.92 2.97 V<sub>BORhyst</sub><sup>(2)</sup> 100 **BOR** hysteresis mV 0.5 1.5 POR reset timing 3.0 ms InRush current on voltage regulator power-I<sub>RUSH</sub><sup>(2)</sup> 200 160 mΑ on (POR or wakeup from Standby) InRush energy on  $V_{DD} = 1.7 \text{ V}, T_A = 105 ^{\circ}\text{C},$ voltage regulator power-E<sub>RUSH</sub><sup>(2)</sup> 5.4 μC on (POR or wakeup from  $I_{RUSH}$  = 171 mA for 31  $\mu$ s Standby)

Table 19. Embedded reset and power control block characteristics (continued)

### 6.3.6 Supply current characteristics

The current consumption is a function of several parameters and factors such as the operating voltage, ambient temperature, I/O pin loading, device software configuration, operating frequencies, I/O pin switching rate, program location in memory and executed binary code.

The current consumption is measured as described in *Figure 19: Current consumption measurement scheme*.

All the run-mode current consumption measurements given in this section are performed with a reduced code that gives a consumption equivalent to CoreMark code.

<sup>1.</sup> The product behavior is guaranteed by design down to the minimum  $V_{POR/PDR}$  value.

<sup>2.</sup> Guaranteed by design.

<sup>3.</sup> The reset timing is measured from the power-on (POR reset or wakeup from V<sub>BAT</sub>) to the instant when first instruction is fetched by the user application code.

### Typical and maximum current consumption

The MCU is placed under the following conditions:

- All I/O pins are in input mode with a static value at VDD or VSS (no load).
- All peripherals are disabled except if it is explicitly mentioned.
- The Flash memory access time is adjusted to both f<sub>HCLK</sub> frequency and VDD ranges (refer to *Table 15: Features depending on the operating power supply range*).
- The voltage scaling is adjusted to f<sub>HCLK</sub> frequency as follows:
  - Scale 3 for f<sub>HCLK</sub> ≤ 60 MHz
  - Scale 2 for 60 MHz < f<sub>HCLK</sub> ≤ 84 MHz
- The system clock is HCLK, f<sub>PCLK1</sub> = f<sub>HCLK</sub>/2, and f<sub>PCLK2</sub> = f<sub>HCLK</sub>.
- External clock is 4 MHz and PLL is on when f<sub>HCLK</sub> is higher than 25 MHz.
- The maximum values are obtained for V<sub>DD</sub> = 3.6 V and a maximum ambient temperature (T<sub>A</sub>), and the typical values for T<sub>A</sub>= 25 °C and V<sub>DD</sub> = 3.3 V unless otherwise specified.

Table 20. Typical and maximum current consumption, code with data processing (ART accelerator disabled) running from SRAM -  $V_{DD}$  =1.8V

Symbol	Parameter	Conditions	f <sub>HCLK</sub>	Тур		Max <sup>(1)</sup>		Unit
Symbol	raiailletei		(MHz)	тур	T <sub>A</sub> = 25 °C	T <sub>A</sub> =85 °C	T <sub>A</sub> =105 °C	Onne
			84	20.0	21	22	23 <sup>(4)</sup>	
		External clock, all peripherals enabled <sup>(2)(3)</sup>	60	14.5	15	16	17	
			40	10.4	11	12	13	
	Supply current		20	5.5	6	7	8	mA
I <sub>DD</sub>	in <b>Run mode</b>		84	10.9	11	13	14 <sup>(4)</sup>	IIIA
	External clock, all peripherals disabled <sup>(3)</sup>	,	60	8.0	9	10	11	
			40	5.8	6	7	8	
		uisabieu	20	3.2	4	5	6	

- 1. Guaranteed by characterization, unless otherwise specified.
- When analog peripheral blocks such as ADC, HSE, LSE, HSI, or LSI are ON, an additional power consumption has to be considered.
- 3. When the ADC is ON (ADON bit set in the ADC\_CR2 register), add an additional power consumption of 1.6 mA for the analog part.
- 4. Guaranteed by test in production.

Table 21. Typical and maximum current consumption, code with data processing (ART accelerator disabled) running from SRAM

Cymhal	Parameter	Conditions	f <sub>HCLK</sub>	Тур		Max <sup>(1)</sup>		l lmi4
Symbol	Parameter		(MHz)	196	T <sub>A</sub> = 25 °C	T <sub>A</sub> =85 °C	T <sub>A</sub> =105 °C	Unit
		External clock, all peripherals	84	20.2	21	22	23	
			60	14.7	15	16	18	
		enabled <sup>(2)(3)</sup>	40	10.7	11	12	13	
	Supply current	İ	20	5.7	6	7	8	mA
I <sub>DD</sub>	in <b>Run mode</b>		84	11.2	12	13	14	IIIA
		External clock,	60	8.2	9	10	11	
		all peripherals disabled <sup>(3)</sup>	40	6.1	7	8	9	
		disabled		3.4	4	5	6	

- 1. Guaranteed by characterization, unless otherwise specified.
- 2. When analog peripheral blocks such as ADC, HSE, LSE, HSI, or LSI are ON, an additional power consumption has to be considered.
- 3. When the ADC is ON (ADON bit set in the ADC\_CR2 register), add an additional power consumption of 1.6 mA for the analog part.

Table 22. Typical and maximum current consumption in run mode, code with data processing (ART accelerator enabled except prefetch) running from Flash memory-  $V_{DD}$  = 1.8 V

		Conditions						
Symbol	Parameter		f <sub>HCLK</sub> (MHz)	Тур	T <sub>A</sub> = 25 °C	T <sub>A</sub> = 85 °C	T <sub>A</sub> = 105 °C	Unit
			84	22.2	23	24	25	
			60	14.5	15	16	17	
	External clock, all peripherals enabled <sup>(2)(3)</sup>	40	10.7	11	12	13		
			30	8.6	9	10	11	
1	Supply current		20	7.0	8	9	10	mA
I <sub>DD</sub>	in <b>Run mode</b>		84	11.5	12	13	14	IIIA
			60	7.7	8	9	10	
	External clock, all peripherals disabled <sup>(3)</sup>	40	5.6	6	7	8		
		30	4.5	5	6	7		
			20	3.8	5	6	7	

- 1. Guaranteed by characterization, unless otherwise specified.
- Add an additional power consumption of 1.6 mA per ADC for the analog part. In applications, this consumption occurs only while the ADC is ON (ADON bit is set in the ADC\_CR2 register).
- 3. When the ADC is ON (ADON bit set in the ADC\_CR2), add an additional power consumption of 1.6mA per ADC for the analog part.

Table 23. Typical and maximum current consumption in run mode, code with data processing (ART accelerator enabled except prefetch) running from Flash memory -  $V_{DD}$  = 3.3 V

						Max <sup>(1)</sup>		
Symbol	Parameter	Conditions	f <sub>HCLK</sub> (MHz)	Тур	T <sub>A</sub> = 25 °C	T <sub>A</sub> = 85 °C	T <sub>A</sub> = 105 °C	Unit
			84	22.5	23	24	25	
		60	14.8	16	17	18		
	External clock, all peripherals enabled <sup>(2)(3)</sup>	40	11.0	12	13	14		
			30	8.9	10	11	12	
	Supply current		20	7.3	8	9	10	mA
I <sub>DD</sub>	in Run mode		84	11.8	13	14	15	IIIA
			60	7.9	9	10	11	
		External clock, all peripherals disabled <sup>(3)</sup>	40	5.8	7	8	9	
		all peripricials disasted	30	4.8	6	7	8	
			20	4.0	5	6	7	

<sup>1.</sup> Guaranteed by characterization, unless otherwise specified.

Table 24. Typical and maximum current consumption in run mode, code with data processing (ART accelerator disabled) running from Flash memory

		Conditions						
Symbol	Parameter		f <sub>HCLK</sub> (MHz)	Тур	T <sub>A</sub> = 25 °C	T <sub>A</sub> = 85 °C	T <sub>A</sub> = 105 °C	Unit
			84	30.6	32	34	35	
			60	21.4	22	24	25	
	External clock, all peripherals enabled <sup>(2)(3)</sup>	40	15.6	16	17	18		
			30	12.7	13	14	15	
1	Supply current		20	10.0	11	12	13	mA
I <sub>DD</sub>	in <b>Run mode</b>		84	19.9	21	23	25	
			60	14.6	15	16	17	
		External clock, all peripherals disabled <sup>(3)</sup>	40	10.4	11	12	13	
	an pempilorale didubiod	30	8.6	9	10	11		
		20	6.7	7	8	9		

<sup>1.</sup> Guaranteed by characterization, unless otherwise specified.



<sup>2.</sup> Add an additional power consumption of 1.6 mA per ADC for the analog part. In applications, this consumption occurs only while the ADC is ON (ADON bit is set in the ADC\_CR2 register).

<sup>3.</sup> When the ADC is ON (ADON bit set in the ADC\_CR2), add an additional power consumption of 1.6mA per ADC for the analog part.

<sup>2.</sup> Add an additional power consumption of 1.6 mA per ADC for the analog part. In applications, this consumption occurs only while the ADC is ON (ADON bit is set in the ADC\_CR2 register).

<sup>3.</sup> When the ADC is ON (ADON bit set in the ADC\_CR2), add an additional power consumption of 1.6mA per ADC for the analog part.

Table 25. Typical and maximum current consumption in run mode, code with data processing (ART accelerator enabled with prefetch) running from Flash memory

		Conditions				Max <sup>(1)</sup>		
Symbol P	Parameter		f <sub>HCLK</sub> (MHz)	Тур	T <sub>A</sub> = 25 °C	T <sub>A</sub> = 85 °C	T <sub>A</sub> = 105 °C	Unit
			84	31.8	33	35	36	
			60	21.8	22	23	24	
	External clock, all peripherals enabled <sup>(2)(3)</sup>	40	16.0	17	18	19		
		all peripriorale chaptes	30	12.9	14	15	16	
	Supply current		20	10.4	11	12	13	mA
I <sub>DD</sub>	in Run mode		84	21.2	22	23	24	IIIA
			60	15.0	16	17	18	
	External clock, all peripherals disabled <sup>(3)</sup>	40	10.9	12	13	14		
		30	8.8	10	11	12		
İ			20	7.1	8	9	10	

- 1. Guaranteed by characterization, unless otherwise specified.
- 2. Add an additional power consumption of 1.6 mA per ADC for the analog part. In applications, this consumption occurs only while the ADC is ON (ADON bit is set in the ADC\_CR2 register).
- 3. When the ADC is ON (ADON bit set in the ADC\_CR2), add an additional power consumption of 1.6mA per ADC for the analog part.

Table 26. Typical and maximum current consumption in Sleep mode

						Max <sup>(1)</sup>		
Symbol	Parameter	Conditions	f <sub>HCLK</sub> (MHz)	Тур	T <sub>A</sub> = 25 °C	T <sub>A</sub> = 85 °C	T <sub>A</sub> = 105 °C	Unit
			84	16.2	17	18	19	
			60	10.7	11	12	13	
		External clock, all peripherals enabled <sup>(2)(3)</sup>	40	8.3	9	10	11	
			30	6.8	7	8	9	
1	Supply current		20	5.9	6	7	8	mA
I <sub>DD</sub>	in <b>Sleep</b> mode		84	5.2	6	7	8	ША
			60	3.6	4	5	6	
		External clock, all peripherals disabled <sup>(3)(4)</sup>	40	2.9	3	4	5	
			30	2.6	3	4	5	
			20	2.6	3	4	5	

- 1. Guaranteed by characterization, unless otherwise specified.
- 2. Add an additional power consumption of 1.6 mA per ADC for the analog part. In applications, this consumption occurs only while the ADC is ON (ADON bit is set in the ADC\_CR2 register).
- When the ADC is ON (ADON bit set in the ADC\_CR2 register), add an additional power consumption of 1.6 mA for the analog part.
- 4. Same current consumption for  $f_{\mbox{\scriptsize HCLK}}$  at 30 MHz and 20 MHz due to VCO running slower at 30 MHz.



Table 27. Typical a	nd maximum	current consum	ptions in St	op mode - V <sub>DD</sub> =1.8 V

			Тур	Max <sup>(1)</sup>			
Symbol	Parameter	Conditions	T <sub>A</sub> = 25 °C	T <sub>A</sub> = 25 °C	T <sub>A</sub> = 85 °C	T <sub>A</sub> = 105 °C	Unit
	Main regulator usage	Flash in Stop mode, all	109	135	440	650	
	Low power regulator usage	oscillators OFF, no independent watchdog	41	65	310	530 <sup>(2)</sup>	
I <sub>DD_STOP</sub>	Main regulator usage	Flash in Deep power	72	95	345	530	μΑ
	Low power regulator usage OFF, no independent		12	36	260	510 <sup>(2)</sup>	
	Low power low voltage regulator usage	watchdog	10	27	230	460	

<sup>1.</sup> Guaranteed by characterization.

Table 28. Typical and maximum current consumption in Stop mode -  $V_{DD}$ =3.3 V

			Тур	Max <sup>(1)</sup>			
Symbol	Parameter	Conditions	T <sub>A</sub> = 25 °C	T <sub>A</sub> = 25 °C	T <sub>A</sub> = 85 °C	T <sub>A</sub> = 105 °C	Unit
	Main regulator usage	Flash in Stop mode, all	111	140	450	670	
	Low power regulator usage	oscillators OFF, no independent watchdog	42	65	330	560	
I <sub>DD_STOP</sub>	Main regulator usage	Flash in Deep power	73	100	360	560	μΑ
	Low power regulator usage	down mode, all oscillators OFF, no independent	12	36	270	520	
	Low power low voltage regulator usage	watchdog	10	28	230	470	

<sup>1.</sup> Guaranteed by characterization.

Table 29. Typical and maximum current consumption in Standby mode -  $V_{DD}$ =1.8 V

	7.	•		•			
Symbol			Typ <sup>(1)</sup>	Max <sup>(2)</sup>			
	Parameter	Conditions	T <sub>A</sub> = 25 °C	T <sub>A</sub> = 25 °C	T <sub>A</sub> = 85 °C	T <sub>A</sub> = 105 °C	Unit
	Cuppiy carrone in	Low-speed oscillator (LSE) and RTC ON	2.4	4.0	12.0	24.0	μA
		RTC and LSE OFF	1.8	3.0 <sup>(3)</sup>	11.0	23.0 <sup>(3)</sup>	μΛ

<sup>1.</sup> When the PDR is OFF (internal reset is OFF), the typical current consumption is reduced by 1.2  $\mu$ A.



<sup>2.</sup> Guaranteed by test in production.

<sup>2.</sup> Guaranteed by characterization, unless otherwise specified.

<sup>3.</sup> Guaranteed by test in production.

Table 30. Typical and maximum current consumption in Standby mode - V<sub>DD</sub>=3.3 V

Symbol	Parameter		Typ <sup>(1)</sup>	Max <sup>(2)</sup>			
		Conditions	T <sub>A</sub> = 25 °C	T <sub>A</sub> = 25 °C	T <sub>A</sub> = 85 °C	T <sub>A</sub> = 105 °C	Unit
I <sub>DD_STBY</sub>		Low-speed oscillator (LSE) and RTC ON	2.8	5.0	14.0	28.0	uА
		RTC and LSE OFF	2.1	4.0 <sup>(3)</sup>	13.0	27.0 <sup>(3)</sup>	μΛ


- 1. When the PDR is OFF (internal reset is OFF), the typical current consumption is reduced by 1.2  $\mu$ A.
- 2. Guaranteed by characterization, unless otherwise specified.
- 3. Guaranteed by test in production.

Table 31. Typical and maximum current consumptions in  $V_{\text{BAT}}$  mode

			Тур			Max <sup>(2)</sup>		
Symbol	Parameter	Conditions <sup>(1)</sup>	T <sub>A</sub> = 25 °C		T <sub>A</sub> = 85 °C	T <sub>A</sub> = 105 °C	Unit	
			V <sub>BAT</sub> = 1.7 V	V <sub>BAT</sub> = 2.4 V	V <sub>BAT</sub> = 3.3 V	V <sub>BAT</sub> =	3.6 V	
	Backup	Low-speed oscillator (LSE) and RTC ON	0.66	0.76	0.97	3.0	5.0	
	domain supply current	r domain supply current RTC and LSE OFF	0.1	0.1	0.1	2.0	4.0	μA

- 1. Crystal used: Abracon ABS07-120-32.768 kHz-T with a  $\rm C_L$  of 6 pF for typical values.
- 2. Guaranteed by characterization.

Figure 21. Typical  $V_{BAT}$  current consumption (LSE and RTC ON)



#### I/O system current consumption

The current consumption of the I/O system has two components: static and dynamic.

#### I/O static current consumption

All the I/Os used as inputs with pull-up generate current consumption when the pin is externally held low. The value of this current consumption can be simply computed by using the pull-up/pull-down resistors values given in *Table 54: I/O static characteristics*.

For the output pins, any external pull-down or external load must also be considered to estimate the current consumption.

Additional I/O current consumption is due to I/Os configured as inputs if an intermediate voltage level is externally applied. This current consumption is caused by the input Schmitt trigger circuits used to discriminate the input value. Unless this specific configuration is required by the application, this supply current consumption can be avoided by configuring these I/Os in analog mode. This is notably the case of ADC input pins which should be configured as analog inputs.

#### Caution:

Any floating input pin can also settle to an intermediate voltage level or switch inadvertently, as a result of external electromagnetic noise. To avoid current consumption related to floating pins, they must either be configured in analog mode, or forced internally to a definite digital value. This can be done either by using pull-up/down resistors or by configuring the pins in output mode.

#### I/O dynamic current consumption

In addition to the internal peripheral current consumption (see *Table 33: Peripheral current consumption*), the I/Os used by an application also contribute to the current consumption. When an I/O pin switches, it uses the current from the MCU supply voltage to supply the I/O pin circuitry and to charge/discharge the capacitive load (internal or external) connected to the pin:

$$I_{SW} = V_{DD} \times f_{SW} \times C$$

where

 $I_{SW}$  is the current sunk by a switching I/O to charge/discharge the capacitive load  $V_{DD}$  is the MCU supply voltage

f<sub>SW</sub> is the I/O switching frequency

C is the total capacitance seen by the I/O pin:  $C = C_{INT} + C_{EXT}$ 

The test pin is configured in push-pull output mode and is toggled by software at a fixed frequency.



Table 32. Switching output I/O current consumption

Symbol	Parameter	Conditions <sup>(1)</sup>	I/O toggling frequency (f <sub>SW</sub> )	Тур	Unit
			2 MHz	0.05	
		V <sub>DD</sub> = 3.3 V	8 MHz	0.15	
			25 MHz	0.45	
		$C = C_{INT}^{(2)}$	50 MHz	0.85	
			60 MHz	1.00	
			84 MHz	1.40	
			2 MHz	0.10	
			8 MHz	0.35	
		$V_{DD} = 3.3 \text{ V}$ $C_{EXT} = 0 \text{ pF}$ $C = C_{INT} + C_{EXT} + C_{S}$	25 MHz	1.05	mA
	I/O switching current		50 MHz	2.20	
			60 MHz	2.40	
			84 MHz	3.55	
		$V_{DD} = 3.3 \text{ V}$ $C_{EXT} = 10 \text{ pF}$ $C = C_{INT} + C_{EXT} + C_{S}$	2 MHz	0.20	
IDDIO			8 MHz	0.65	
			25 MHz	1.85	
			50 MHz	2.45	
			60 MHz	4.70	
			84 MHz	8.80	
			2 MHz	0.25	
		V <sub>DD</sub> = 3.3 V	8 MHz	1.00	
		C <sub>EXT</sub> = 22 pF	25 MHz	3.45	
		$C = C_{INT} + C_{EXT} + C_{S}$	50 MHz	7.15	
			60 MHz	11.55	
			2 MHz	0.32	
		$V_{DD} = 3.3 \text{ V}$ $C_{EXT} = 33 \text{ pF}$ $C = C_{INT} + C_{EXT} + C_{S}$	8 MHz	1.27	
			25 MHz	3.88	
		iiii Exi	50 MHz	12.34	

<sup>1.</sup>  $C_S$  is the PCB board capacitance including the pad pin.  $C_S$  = 7 pF (estimated value).

<sup>2.</sup> This test is performed by cutting the LQFP100 package pin (pad removal).

### On-chip peripheral current consumption

The MCU is placed under the following conditions:

- At startup, all I/O pins are in analog input configuration.
- All peripherals are disabled unless otherwise mentioned.
- The ART accelerator is ON.
- Voltage Scale 2 mode selected, internal digital voltage V12 = 1.26 V.
- HCLK is the system clock at 84 MHz. f<sub>PCLK1</sub> = f<sub>HCLK</sub>/2, and f<sub>PCLK2</sub> = f<sub>HCLK</sub>.
   The given value is calculated by measuring the difference of current consumption
  - with all peripherals clocked off
  - with only one peripheral clocked on
- Ambient operating temperature is 25 °C and V<sub>DD</sub>=3.3 V.

Table 33. Peripheral current consumption

Perip	<del>-</del>	I <sub>DD</sub> (typ)	Unit
	GPIOA	1.55	
	GPIOB	1.55	
	GPIOC	1.55	
	GPIOD	1.55	
AHB1 (up to 84MHz)	GPIOE	1.55	μΑ/MHz
(up to 04IVI112)	GPIOH	1.55	
	CRC	0.36	
	DMA1	20.24	
	DMA2	21.07	
	TIM2	11.19	
	TIM3	8.57	
	TIM4	8.33	
	TIM5	11.19	
	PWR	0.71	
APB1	USART2	3.33	\ /\ \ /\ \ / \ \
(up to 42MHz)	I2C1/2/3	3.10	μΑ/MHz
	SPI2 <sup>(1)</sup>	2.62	
	SPI3 <sup>(1)</sup>	2.86	
	12S2	1.90	
	I2S3	1.67	
	WWDG	0.71	
AHB2 (up to 84MHz)	OTG_FS	23.93	μA/MHz

Perip	heral	I <sub>DD</sub> (typ)	Unit
	TIM1	5.71	
	TIM9	2.86	
	TIM10	1.79	
	TIM11	2.02	
	ADC1 <sup>(2)</sup>	2.98	
APB2 (up to 84MHz)	SPI1	1.19	μA/MHz
(ap to 0 mm 12)	USART1	3.10	
	USART6	2.86	
	SDIO	5.95	
	SPI4	1.31	
	SYSCFG	0.71	

Table 33. Peripheral current consumption (continued)

# 6.3.7 Wakeup time from low-power modes

The wakeup times given in *Table 34* are measured starting from the wakeup event trigger up to the first instruction executed by the CPU:

- For Stop or Sleep modes: the wakeup event is WFE.
- WKUP (PA0) pin is used to wakeup from Standby, Stop and Sleep modes.

All timings are derived from tests performed under ambient temperature and  $V_{DD}$ =3.3 V.

Typ<sup>(1)</sup> Max<sup>(1)</sup> **Symbol Parameter** Min<sup>(1)</sup> Unit CPU t<sub>WUSLEEP</sub>(2) Wakeup from Sleep mode 4 6 clock cycle Wakeup from Stop mode, usage of main regulator 13.5 14.5 Wakeup from Stop mode, usage of main regulator, Flash 105 111 memory in Deep power down mode  $t_{\text{WUSTOP}}^{(2)}$ μs Wakeup from Stop mode, regulator in low power mode 21 33 Wakeup from Stop mode, regulator in low power mode, 113 130 Flash memory in Deep power down mode  $t_{\text{WUSTDBY}}^{(2)(3)}$ Wakeup from Standby mode 314 407 μs

Table 34. Low-power mode wakeup timings<sup>(1)</sup>

- 1. Guaranteed by characterization.
- 2. The wakeup times are measured from the wakeup event to the point in which the application code reads the first instruction.
- 3.  $t_{WUSTDBY}$  maximum value is given at -40 °C.



<sup>1.</sup> I2SMOD bit set in SPI\_I2SCFGR register, and then the I2SE bit set to enable I2S peripheral.

When the ADC is ON (ADON bit set in the ADC\_CR2 register), add an additional power consumption of 1.6 mA for the analog part.

μΑ

+1

#### 6.3.8 External clock source characteristics

## High-speed external user clock generated from an external source

In bypass mode the HSE oscillator is switched off and the input pin is a standard I/O. The external clock signal has to respect the *Table 54*. However, the recommended clock input waveform is shown in *Figure 22*.

The characteristics given in *Table 35* result from tests performed using an high-speed external clock source, and under ambient temperature and supply voltage conditions summarized in *Table 14*.

**Symbol Parameter Conditions** Min Typ Max Unit External user clock source 50 MHz f<sub>HSE\_ext</sub> frequency<sup>(1)</sup> OSC IN input pin high level voltage  $0.7V_{DD}$  $V_{DD} \\$  $V_{HSEH}$ ٧ OSC IN input pin low level voltage  $0.3V_{DD}$  $V_{HSEL}$  $V_{SS}$ t<sub>w(HSE)</sub> OSC IN high or low time<sup>(1)</sup> 5 t<sub>w(HSE)</sub> ns t<sub>r(HSE)</sub> OSC IN rise or fall time<sup>(1)</sup> 10 t<sub>f(HSE)</sub> OSC\_IN input capacitance<sup>(1)</sup>  $C_{in(HSE)}$ 5 pF  $DuCy_{(HSE)}$ Duty cycle 45 55 %

 $V_{SS} \le V_{IN} \le V_{DD}$ 

Table 35. High-speed external user clock characteristics

I

### Low-speed external user clock generated from an external source

OSC IN Input leakage current

In bypass mode the LSE oscillator is switched off and the input pin is a standard I/O. The external clock signal has to respect the *Table 54*. However, the recommended clock input waveform is shown in *Figure 23*.

The characteristics given in *Table 36* result from tests performed using an low-speed external clock source, and under ambient temperature and supply voltage conditions summarized in *Table 14*.


<sup>1.</sup> Guaranteed by design.

Table 36. Low-speed external user clock characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
f <sub>LSE_ext</sub>	User External clock source frequency <sup>(1)</sup>		-	32.768	1000	kHz
V <sub>LSEH</sub>	OSC32_IN input pin high level voltage		0.7V <sub>DD</sub>	-	V <sub>DD</sub>	V
V <sub>LSEL</sub>	OSC32_IN input pin low level voltage		V <sub>SS</sub>	-	0.3V <sub>DD</sub>	
$\begin{matrix} t_{\text{w(LSE)}} \\ t_{\text{f(LSE)}} \end{matrix}$	OSC32_IN high or low time <sup>(1)</sup>		450	-	-	ns
$t_{r(LSE)}$ $t_{f(LSE)}$	OSC32_IN rise or fall time <sup>(1)</sup>		-	-	50	113
C <sub>in(LSE)</sub>	OSC32_IN input capacitance <sup>(1)</sup>		-	5	-	pF
DuCy <sub>(LSE)</sub>	Duty cycle		30	-	70	%
IL	OSC32_IN Input leakage current	$V_{SS} \le V_{IN} \le V_{DD}$	-	-	±1	μΑ

<sup>1.</sup> Guaranteed by design.

Figure 22. High-speed external clock source AC timing diagram






Figure 23. Low-speed external clock source AC timing diagram

### High-speed external clock generated from a crystal/ceramic resonator

The high-speed external (HSE) clock can be supplied with a 4 to 26 MHz crystal/ceramic resonator oscillator. All the information given in this paragraph are based on characterization results obtained with typical external components specified in *Table 37*. In the application, the resonator and the load capacitors have to be placed as close as possible to the oscillator pins in order to minimize output distortion and startup stabilization time. Refer to the crystal resonator manufacturer for more details on the resonator characteristics (frequency, package, accuracy).

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
f <sub>OSC_IN</sub>	Oscillator frequency		4	-	26	MHz
R <sub>F</sub>	Feedback resistor		-	200	-	kΩ
I	HSE current consumption	$V_{DD}$ =3.3 V, ESR= 30 $\Omega$ , $C_L$ =5 pF @25 MHz	-	450	-	μΑ
I <sub>DD</sub>		$V_{DD}$ =3.3 V, ESR= 30 $\Omega$ , $C_L$ =10 pF @25 MHz	-	530	-	
G <sub>m_crit_max</sub>	Maximum critical crystal g <sub>m</sub>	Startup		-	1	mA/V
t <sub>SU(HSE)</sub> <sup>(2)</sup>	Startup time	V <sub>DD</sub> is stabilized	-	2	-	ms

Table 37. HSE 4-26 MHz oscillator characteristics<sup>(1)</sup>

For  $C_{L1}$  and  $C_{L2}$ , it is recommended to use high-quality external ceramic capacitors in the 5 pF to 25 pF range (typ.), designed for high-frequency applications, and selected to match the requirements of the crystal or resonator (see *Figure 24*).  $C_{L1}$  and  $C_{L2}$  are usually the same size. The crystal manufacturer typically specifies a load capacitance which is the



<sup>1.</sup> Guaranteed by design.

t<sub>SU(HSE)</sub> is the startup time measured from the moment it is enabled (by software) to a stabilized 8 MHz oscillation is reached. This value is measured for a standard crystal resonator and it can vary significantly with the crystal manufacturer

series combination of  $C_{L1}$  and  $C_{L2}$ . PCB and MCU pin capacitance must be included (10 pF can be used as a rough estimate of the combined pin and board capacitance) when sizing  $C_{L1}$  and  $C_{L2}$ .

Note:

For information on selecting the crystal, refer to the application note AN2867 "Oscillator design guide for ST microcontrollers" available from the ST website www.st.com.




Figure 24. Typical application with an 8 MHz crystal

1. R<sub>EXT</sub> value depends on the crystal characteristics.

### Low-speed external clock generated from a crystal/ceramic resonator

The low-speed external (LSE) clock can be supplied with a 32.768 kHz crystal/ceramic resonator oscillator. All the information given in this paragraph are based on characterization results obtained with typical external components specified in *Table 38*. In the application, the resonator and the load capacitors have to be placed as close as possible to the oscillator pins in order to minimize output distortion and startup stabilization time. Refer to the crystal resonator manufacturer for more details on the resonator characteristics (frequency, package, accuracy).

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
R <sub>F</sub>	Feedback resistor		-	18.4	-	МΩ
I <sub>DD</sub>	LSE current consumption		-	-	1	μΑ
G <sub>m</sub> _crit_max	Maximum critical crystal g <sub>m</sub>	Startup	-	-	0.56	μA/V
t <sub>SU(LSE)</sub> <sup>(2)</sup>	startup time	V <sub>DD</sub> is stabilized	-	2	-	s

Table 38. LSE oscillator characteristics ( $f_{LSE}$  = 32.768 kHz) <sup>(1)</sup>

Note:

For information on selecting the crystal, refer to the application note AN2867 "Oscillator design guide for ST microcontrollers" available from the ST website www.st.com.



<sup>1.</sup> Guaranteed by design.

t<sub>SU(LSE)</sub> is the startup time measured from the moment it is enabled (by software) to a stabilized 32.768 kHz oscillation is reached. This value is guaranteed by characterization. It is measured for a standard crystal resonator and it can vary significantly with the crystal manufacturer.

Resonator with integrated capacitors

CL1
OSC32
N
Bias controlled gain
STM32F
ai17531

Figure 25. Typical application with a 32.768 kHz crystal

# 6.3.9 Internal clock source characteristics

The parameters given in *Table 39* and *Table 40* are derived from tests performed under ambient temperature and V<sub>DD</sub> supply voltage conditions summarized in *Table 14*.

# High-speed internal (HSI) RC oscillator

Table 39. HSI oscillator characteristics (1)

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
f <sub>HSI</sub>	Frequency	-	-	16	-	MHz
	HSI user trimming step <sup>(2)</sup>	-	-	-	1	%
400	Accuracy of the HSI oscillator	$T_A = -40 \text{ to } 105 ^{\circ}\text{C}^{(3)}$	-8	-	4.5	%
ACC <sub>HSI</sub>		$T_A = -10 \text{ to } 85 ^{\circ}\text{C}^{(3)}$	-4	-	4	%
		T <sub>A</sub> = 25 °C <sup>(4)</sup>	-1	-	1	%
t <sub>su(HSI)</sub> <sup>(2)</sup>	HSI oscillator startup time	-	-	2.2	4	μs
I <sub>DD(HSI)</sub> <sup>(2)</sup>	HSI oscillator power consumption	-	-	60	80	μΑ

- 1.  $V_{DD}$  = 3.3 V,  $T_A$  = -40 to 105 °C unless otherwise specified.
- 2. Guaranteed by design.
- 3. Guaranteed by characterization.
- 4. Factory calibrated, parts not soldered.

47/




Figure 26.  $ACC_{HSI}$  versus temperature

1. Guaranteed by characterization.

# Low-speed internal (LSI) RC oscillator

Table 40. LSI oscillator characteristics (1)

Symbol	Parameter	Min	Тур	Max	Unit
f <sub>LSI</sub> <sup>(2)</sup>	Frequency	17	32	47	kHz
t <sub>su(LSI)</sub> (3)	LSI oscillator startup time	-	15	40	μs
I <sub>DD(LSI)</sub> <sup>(3)</sup>	LSI oscillator power consumption	-	0.4	0.6	μA

- 1.  $V_{DD}$  = 3 V,  $T_A$  = -40 to 105 °C unless otherwise specified.
- 2. Guaranteed by characterization.
- 3. Guaranteed by design.



Figure 27. ACC<sub>LSI</sub> versus temperature

# 6.3.10 PLL characteristics

The parameters given in *Table 41* and *Table 42* are derived from tests performed under temperature and  $V_{DD}$  supply voltage conditions summarized in *Table 14*.

Symbol	Parameter	Conditio	ns	Min	Тур	Max	Unit
f <sub>PLL_IN</sub>	PLL input clock <sup>(1)</sup>			0.95 <sup>(2)</sup>	1	2.10	MHz
f <sub>PLL_OUT</sub>	PLL multiplier output clock			24	-	84	MHz
f <sub>PLL48_OUT</sub>	48 MHz PLL multiplier output clock			-	48	75	MHz
f <sub>VCO_OUT</sub>	PLL VCO output			192	-	432	MHz
t <sub>LOCK</sub>	PLL lock time	VCO freq = 192 MHz		75	-	200	110
	PLL IOCK (IIIIe	VCO freq = 432	VCO freq = 432 MHz		-	300	μs
			RMS	-	25	-	
(2)	Cycle-to-cycle jitter	System clock	peak to peak	-	±150	-	
Jitter <sup>(3)</sup>		84 MHz	RMS	-	15	-	ps
	Period Jitter		peak to peak	-	±200	-	1

**Table 41. Main PLL characteristics** 



Table 41. Main PLL characteristics (continued)

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
I <sub>DD(PLL)</sub> <sup>(4)</sup>	PLL power consumption on VDD	VCO freq = 192 MHz VCO freq = 432 MHz	0.15 0.45	-	0.40 0.75	- mA
I <sub>DDA(PLL)</sub> <sup>(4)</sup>	PLL power consumption on VDDA	VCO freq = 192 MHz VCO freq = 432 MHz	0.30 0.55	-	0.40 0.85	IIIA

Take care of using the appropriate division factor M to obtain the specified PLL input clock values. The M factor is shared between PLL and PLLI2S.

Table 42. PLLI2S (audio PLL) characteristics

Symbol	Parameter	Conditions		Min	Тур	Max	Unit
f <sub>PLLI2S_IN</sub>	PLLI2S input clock <sup>(1)</sup>			0.95 <sup>(2)</sup>	1	2.10	
f <sub>PLLI2S_OUT</sub>	PLLI2S multiplier output clock			-	-	216	MHz
f <sub>VCO_OUT</sub>	PLLI2S VCO output			192	ï	432	
+	PLLI2S lock time	VCO freq = 192 MHz	<u> </u>	75	-	200	
t <sub>LOCK</sub>	PLLI25 lock time	VCO freq = 432 MHz	7	100	1	300	μs
		Cycle to cycle at	RMS	-	90	-	
	Master I2S clock jitter	48 KHz period,	peak to peak	-	±280	-	
Jitter <sup>(3)</sup>	iviaster 123 clock jitter	Average frequency of 12.288 MHz N = 432, R = 5 on 1000 samples		-	90	-	ps
	WS I2S clock jitter	Cycle to cycle at 48 on 1000 samples	KHz	-	400	-	
I <sub>DD(PLLI2S)</sub> <sup>(4)</sup>	PLLI2S power consumption on V <sub>DD</sub>	VCO freq = 192 MHz VCO freq = 432 MHz		0.15 0.45	-	0.40 0.75	mΛ
I <sub>DDA(PLLI2S)</sub> <sup>(4)</sup>	PLLI2S power consumption on V <sub>DDA</sub>	VCO freq = 192 MHz VCO freq = 432 MHz		0.30 0.55	-	0.40 0.85	mA .

<sup>1.</sup> Take care of using the appropriate division factor M to have the specified PLL input clock values.

<sup>2.</sup> Guaranteed by design.

<sup>3.</sup> The use of 2 PLLs in parallel could degraded the Jitter up to +30%.

<sup>4.</sup> Guaranteed by characterization.

<sup>2.</sup> Guaranteed by design.

<sup>3.</sup> Value given with main PLL running.

<sup>4.</sup> Guaranteed by characterization.

## 6.3.11 PLL spread spectrum clock generation (SSCG) characteristics

The spread spectrum clock generation (SSCG) feature allows to reduce electromagnetic interferences (see *Table 49: EMI characteristics for WLCSP49*). It is available only on the main PLL.

Table 43. SSCG parameters constraint

Symbol	Parameter	Min	Тур	Max <sup>(1)</sup>	Unit
f <sub>Mod</sub>	Modulation frequency	-	-	10	KHz
md	Peak modulation depth	0.25	-	2	%
MODEPER * INCSTEP		-	-	2 <sup>15</sup> -1	-

<sup>1.</sup> Guaranteed by design.

#### **Equation 1**

The frequency modulation period (MODEPER) is given by the equation below:

$$\texttt{MODEPER} = round[f_{PLL \ IN}/(4 \times f_{Mod})]$$

 $f_{PLL\ IN}$  and  $f_{Mod}$  must be expressed in Hz.

As an example:

If  $f_{PLL\_IN}$  = 1 MHz, and  $f_{MOD}$  = 1 kHz, the modulation depth (MODEPER) is given by equation 1:

MODEPER = round[
$$10^6/(4 \times 10^3)$$
] = 250

#### **Equation 2**

Equation 2 allows to calculate the increment step (INCSTEP):

INCSTEP = round[
$$((2^{15} - 1) \times md \times PLLN)/(100 \times 5 \times MODEPER)$$
]

f<sub>VCO\_OUT</sub> must be expressed in MHz.

With a modulation depth (md) = ±2 % (4 % peak to peak), and PLLN = 240 (in MHz):

INCSTEP = round[
$$((2^{15} - 1) \times 2 \times 240)/(100 \times 5 \times 250)$$
] = 126md(quantitazed)%

An amplitude quantization error may be generated because the linear modulation profile is obtained by taking the quantized values (rounded to the nearest integer) of MODPER and INCSTEP. As a result, the achieved modulation depth is quantized. The percentage quantized modulation depth is given by the following formula:

$$\text{md}_{quantized}\% = (\text{MODEPER} \times \text{INCSTEP} \times 100 \times 5) / ((2^{15} - 1) \times \text{PLLN})$$

As a result:

$$md_{quantized}\% = (250 \times 126 \times 100 \times 5)/((2^{15} - 1) \times 240) = 2,002\%$$
(peak)

577

*Figure 28* and *Figure 29* show the main PLL output clock waveforms in center spread and down spread modes, where:

F0 is  $f_{PLL\_OUT}$  nominal.

 $T_{\text{mode}}$  is the modulation period.

md is the modulation depth.

Figure 28. PLL output clock waveforms in center spread mode




Figure 29. PLL output clock waveforms in down spread mode



# 6.3.12 Memory characteristics

## Flash memory

The characteristics are given at  $T_A$  = -40 to 105 °C unless otherwise specified.

The devices are shipped to customers with the Flash memory erased.

Table 44. Flash memory characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
		Write / Erase 8-bit mode, V <sub>DD</sub> = 1.7 V	-	5	-	
$I_{DD}$	DD Supply current	Write / Erase 16-bit mode, V <sub>DD</sub> = 2.1 V	-	8	-	mA
		Write / Erase 32-bit mode, V <sub>DD</sub> = 3.3 V	-	12	-	

Table 45. Flash memory programming

Symbol	Parameter	Conditions	Min <sup>(1)</sup>	Тур	Max <sup>(1)</sup>	Unit
t <sub>prog</sub>	Word programming time	Program/erase parallelism (PSIZE) = x 8/16/32	-	16	100 <sup>(2)</sup>	μs
		Program/erase parallelism (PSIZE) = x 8	-	400	800	
t <sub>ERASE16KB</sub>	Sector (16 KB) erase time	Program/erase parallelism (PSIZE) = x 16	-	300	600	ms
		Program/erase parallelism (PSIZE) = x 32	-	250	500	
		Program/erase parallelism (PSIZE) = x 8	-	1200	2400	
terase64kb	Sector (64 KB) erase time	Program/erase parallelism (PSIZE) = x 16	-	700	1400	ms
		Program/erase parallelism (PSIZE) = x 32	-	550	1100	
	Sector (128 KB) erase time	Program/erase parallelism (PSIZE) = x 8	-	2	4	
t <sub>ERASE128KB</sub>		Program/erase parallelism (PSIZE) = x 16	-	1.3	2.6	s
		Program/erase parallelism (PSIZE) = x 32	-	1	2	
		Program/erase parallelism (PSIZE) = x 8	-	4	8	
t <sub>ME</sub>	Mass erase time	Program/erase parallelism (PSIZE) = x 16	-	2.75	5.5	S
		Program/erase parallelism (PSIZE) = x 32	-	2	4	
		32-bit program operation	2.7	-	3.6	٧
$V_{prog}$	Programming voltage	16-bit program operation	2.1	-	3.6	V
		8-bit program operation	1.7	-	3.6	V

<sup>1.</sup> Guaranteed by characterization.

Table 46. Flash memory programming with  $V_{PP}$  voltage

Symbol	Parameter	Conditions	Min <sup>(1)</sup>	Тур	Max <sup>(1)</sup>	Unit
t <sub>prog</sub>	Double word programming		-	16	100 <sup>(2)</sup>	μs
t <sub>ERASE16KB</sub>	Sector (16 KB) erase time	T <sub>A</sub> = 0 to +40 °C	-	230		
t <sub>ERASE64KB</sub>	Sector (64 KB) erase time	V <sub>DD</sub> = 3.3 V	-	490	-	ms
t <sub>ERASE128KB</sub>	Sector (128 KB) erase time	$V_{PP} = 8.5 \text{ V}$	-	875	-	
t <sub>ME</sub>	Mass erase time		-	1.750	-	s



<sup>2.</sup> The maximum programming time is measured after 100K erase operations.

20

Symbol	Parameter	Conditions	Min <sup>(1)</sup>	Тур	Max <sup>(1)</sup>	Unit
V <sub>prog</sub>	Programming voltage		2.7	-	3.6	V
V <sub>PP</sub>	V <sub>PP</sub> voltage range		7	-	9	V
I <sub>PP</sub>	Minimum current sunk on the V <sub>PP</sub> pin		10	-	-	mA
t <sub>VPP</sub> (3)	Cumulative time during which V <sub>PP</sub> is applied		-	-	1	hour

Table 46. Flash memory programming with V<sub>PP</sub> voltage (continued)

- 1. Guaranteed by design.
- 2. The maximum programming time is measured after 100K erase operations.
- 3. V<sub>PP</sub> should only be connected during programming/erasing.

Complete	Damamatan	Conditions	Value	
Symbol	Parameter	Conditions Min <sup>(1)</sup>		Unit
N <sub>END</sub>	Endurance	$T_A = -40 \text{ to } +85 ^{\circ}\text{C} \text{ (6 suffix versions)}$ $T_A = -40 \text{ to } +105 ^{\circ}\text{C} \text{ (7 suffix versions)}$	10	kcycles
		1 kcycle <sup>(2)</sup> at T <sub>A</sub> = 85 °C	30	
t <sub>RET</sub>	Data retention	1 kcycle <sup>(2)</sup> at T <sub>A</sub> = 105 °C	10	Years

Table 47. Flash memory endurance and data retention

### 6.3.13 EMC characteristics

Susceptibility tests are performed on a sample basis during device characterization.

10 kcycles<sup>(2)</sup> at T<sub>A</sub> = 55 °C

### Functional EMS (electromagnetic susceptibility)

While a simple application is executed on the device (toggling 2 LEDs through I/O ports). the device is stressed by two electromagnetic events until a failure occurs. The failure is indicated by the LEDs:

- Electrostatic discharge (ESD) (positive and negative) is applied to all device pins until a functional disturbance occurs. This test is compliant with the IEC 61000-4-2 standard.
- FTB: A burst of fast transient voltage (positive and negative) is applied to V<sub>DD</sub> and V<sub>SS</sub> through a 100 pF capacitor, until a functional disturbance occurs. This test is compliant with the IEC 61000-4-4 standard.

A device reset allows normal operations to be resumed.

The test results are given in *Table 48*. They are based on the EMS levels and classes defined in application note AN1709.

<sup>1.</sup> Guaranteed by characterization.

<sup>2.</sup> Cycling performed over the whole temperature range.

Symbol	Parameter	Conditions	Level/ Class
V <sub>FESD</sub>	Voltage limits to be applied on any I/O pin to induce a functional disturbance	$V_{DD}$ = 3.3 V, LQFP100, WLCSP49, $T_{A}$ = +25 °C, $f_{HCLK}$ = 84 MHz, conforms to IEC 61000-4-2	2B
V <sub>EFTB</sub>	Fast transient voltage burst limits to be applied through 100 pF on V <sub>DD</sub> and V <sub>SS</sub> pins to induce a functional disturbance	$V_{DD} = 3.3 \text{ V, LQFP100, WLCSP49,}$ $T_{A} = +25 \text{ °C, } f_{HCLK} = 84 \text{ MHz,}$ conforms to IEC 61000-4-4	4A

Table 48. EMS characteristics for LQFP100 package

When the application is exposed to a noisy environment, it is recommended to avoid pin exposition to disturbances. The pins showing a middle range robustness are: PA0, PA1, PA2, on LQFP100 packages and PDR ON on WLCSP49.

As a consequence, it is recommended to add a serial resistor (1 k $\Omega$  maximum) located as close as possible to the MCU to the pins exposed to noise (connected to tracks longer than 50 mm on PCB).

### Designing hardened software to avoid noise problems

EMC characterization and optimization are performed at component level with a typical application environment and simplified MCU software. It should be noted that good EMC performance is highly dependent on the user application and the software in particular.

Therefore it is recommended that the user applies EMC software optimization and prequalification tests in relation with the EMC level requested for his application.

#### Software recommendations

The software flowchart must include the management of runaway conditions such as:

- Corrupted program counter
- Unexpected reset
- Critical Data corruption (control registers...)

#### **Prequalification trials**

Most of the common failures (unexpected reset and program counter corruption) can be reproduced by manually forcing a low state on the NRST pin or the Oscillator pins for 1 second.

To complete these trials, ESD stress can be applied directly on the device, over the range of specification values. When unexpected behavior is detected, the software can be hardened to prevent unrecoverable errors occurring (see application note AN1015).



### **Electromagnetic Interference (EMI)**

The electromagnetic field emitted by the device are monitored while a simple application, executing EEMBC code, is running. This emission test is compliant with SAE IEC61967-2 standard which specifies the test board and the pin loading.

Table 49. EMI characteristics for WLCSP49

Symbol	Parameter	Conditions	Monitored frequency band	Max vs. [f <sub>HSE</sub> /f <sub>CPU</sub> ] 25/84 MHz	Unit
		Peak level $V_{DD}$ = 3.3 V, $T_A$ = 25 °C, conforming to IEC61967-2	0.1 to 30 MHz	-6	
	Dook lovel		30 to 130 MHz	-6	dΒμV
S <sub>EMI</sub>	Peak level		130 MHz to 1 GHz	-10	
			SAE EMI Level	1.5	-

Table 50. EMI characteristics for LQFP100

Symbol	Parameter	Conditions	Monitored frequency band	Max vs. [f <sub>HSE</sub> /f <sub>CPU</sub> ]	Unit
			. ,	25/84 MHz	
		Peak level $V_{DD} = 3.3 \text{ V}, T_A = 25 ^{\circ}\text{C}, \text{ conforming to }$ IEC61967-2	0.1 to 30 MHz	18	
S	Peak level		30 to 130 MHz	23	dΒμV
S <sub>EMI</sub>	r ean level		130 MHz to 1 GHz	12	
			SAE EMI Level	3.5	-

## 6.3.14 Absolute maximum ratings (electrical sensitivity)

Based on three different tests (ESD, LU) using specific measurement methods, the device is stressed in order to determine its performance in terms of electrical sensitivity.

### Electrostatic discharge (ESD)

Electrostatic discharges (a positive then a negative pulse separated by 1 second) are applied to the pins of each sample according to each pin combination. The sample size depends on the number of supply pins in the device (3 parts × (n+1) supply pins). This test conforms to the JESD22-A114/C101 standard.

Symbol	Ratings	Conditions	Class	Maximum value <sup>(1)</sup>	Unit
V <sub>ESD(HBM)</sub>	Electrostatic discharge voltage (human body model)	T <sub>A</sub> = +25 °C conforming to JESD22- A114	2	2000	
V <sub>ESD(CDM)</sub>	Electrostatic discharge voltage (charge device model)	T <sub>A</sub> = +25 °C conforming to ANSI/ESD STM5.3.1	II	500	V

Table 51. ESD absolute maximum ratings

#### Static latchup

Two complementary static tests are required on six parts to assess the latchup performance:

- A supply overvoltage is applied to each power supply pin
- A current injection is applied to each input, output and configurable I/O pin

These tests are compliant with EIA/JESD 78A IC latchup standard.

Table 52. Electrical sensitivities

Symbol	Parameter	Conditions	Class
LU	Static latch-up class	T <sub>A</sub> = +105 °C conforming to JESD78A	II level A

## 6.3.15 I/O current injection characteristics

As a general rule, current injection to the I/O pins, due to external voltage below  $V_{SS}$  or above  $V_{DD}$  (for standard, 3 V-capable I/O pins) should be avoided during normal product operation. However, in order to give an indication of the robustness of the microcontroller in cases when abnormal injection accidentally happens, susceptibility tests are performed on a sample basis during device characterization.

### Functional susceptibilty to I/O current injection

While a simple application is executed on the device, the device is stressed by injecting current into the I/O pins programmed in floating input mode. While current is injected into the I/O pin, one at a time, the device is checked for functional failures.

The failure is indicated by an out of range parameter: ADC error above a certain limit (>5 LSB TUE), out of conventional limits of induced leakage current on adjacent pins (out of  $-5 \mu A/+0 \mu A$  range), or other functional failure (for example reset, oscillator frequency deviation).

Negative induced leakage current is caused by negative injection and positive induced leakage current by positive injection.

The test results are given in Table 53.



<sup>1.</sup> Guaranteed by characterization.

		Functional s		
Symbol	Description	Negative injection	Positive injection	Unit
	Injected current on BOOT0 pin	-0	NA	
	Injected current on NRST pin	-0	NA	
I <sub>INJ</sub>	Injected current on PB3, PB4, PB5, PB6, PB7, PB8, PB9, PC13, PC14, PC15, PH1, PDR_ON, PC0, PC1,PC2, PC3, PD1, PD5, PD6, PD7, PE0, PE2, PE3, PE4, PE5, PE6	-0	NA	mA
	Injected current on any other FT pin	<b>-</b> 5	NA	
	Injected current on any other pins	<b>-</b> 5	+5	

Table 53. I/O current injection susceptibility<sup>(1)</sup>

Note:

It is recommended to add a Schottky diode (pin to ground) to analog pins which may potentially inject negative currents.

# 6.3.16 I/O port characteristics

## General input/output characteristics

Unless otherwise specified, the parameters given in *Table 54* are derived from tests performed under the conditions summarized in *Table 14*. All I/Os are CMOS and TTL compliant.

Table 54. I/O static characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
	FT, and NRST I/O input low	1.7 V≤ V <sub>DD</sub> ≤ 3.6 V	_	_	0.35V <sub>DD</sub> -0.04 <sup>(1)</sup>	
	level voltage	1.7 V 3 V DD 3 0.0 V	_	ı	0.3V <sub>DD</sub> <sup>(2)</sup>	
V <sub>IL</sub>	BOOT0 I/O input low level	1.75 $V \le V_{DD} \le 3.6 \text{ V}$ , -40 °C $\le T_A \le 105 \text{ °C}$	-	1	0.1V <sub>DD</sub> +0.1	٧
	voltage	$1.7 \text{ V} \le \text{V}_{DD} \le 3.6 \text{ V},$ $0 \text{ °C} \le \text{T}_{A} \le 105 \text{ °C}$	-	-	0.1V <sub>DD</sub> +0.1	
	FT and NRST I/O input high level voltage <sup>(5)</sup>	471/41/ 4261/	0.45V <sub>DD</sub> +0.3 <sup>(1)</sup>	-	-	
		1.7 V≤ V <sub>DD</sub> ≤ 3.6 V	0.4V <sub>DD</sub> <sup>(2)</sup>	-	-	
V <sub>IH</sub>	BOOT0 I/O input high level	$1.75 \text{ V} \le \text{V}_{DD} \le 3.6 \text{ V},$ -40 °C \le T_A \le 105 °C	0.17V <sub>DD</sub> +0.7 <sup>(1)</sup>	_	_	٧
	voltage	$1.7 \text{ V} \le \text{V}_{DD} \le 3.6 \text{ V},$ $0 \text{ °C} \le \text{T}_{A} \le 105 \text{ °C}$	10.17 VDD10.7**	_	-	



<sup>1.</sup> NA = not applicable.

Symbol	Param	eter	Conditions	Min	Тур	Max	Unit
V <sub>HYS</sub>	FT and NRST I/O input hysteresis		1.7 V≤ V <sub>DD</sub> ≤ 3.6 V	-	10% V <sub>DD</sub> <sup>(3)</sup>	-	V
	BOOT0 I/O input	hvsteresis	1.75 $V \le V_{DD} \le 3.6 \text{ V}$ , -40 °C $\le T_A \le 105 \text{ °C}$	_	100	_	mV
	Dooro wo mpat	Trydioredia	$1.7 \text{ V} \le \text{V}_{DD} \le 3.6 \text{ V},$ $0 \text{ °C} \le \text{T}_{A} \le 105 \text{ °C}$		100		111.
1	I/O input leakage	current (4)	$V_{SS} \leq V_{IN} \leq V_{DD}$	-	-	±1	μA
I <sub>lkg</sub>	I/O FT input leaka	age current <sup>(5)</sup>	V <sub>IN</sub> = 5 V	-	-	3	μΛ
R <sub>PU</sub>	Weak pull-up equivalent resistor <sup>(6)</sup>	All pins except for PA10 (OTG_FS_ID )	$V_{IN} = V_{SS}$	30	40	50	
		PA10 (OTG_FS_ID )		7	10	14	kΩ
R <sub>PD</sub>	Weak pull-down equivalent resistor <sup>(7)</sup>	All pins except for PA10 (OTG_FS_ID )	$V_{IN} = V_{DD}$	30	40	50	N.5.2
		PA10 (OTG_FS_ID )		7	10	14	
C <sub>IO</sub> (8)	I/O pin capacitan	ce	-	-	5	-	pF

Table 54. I/O static characteristics (continued)

- 1. Guaranteed by design.
- 2. Guaranteed by test in production.
- 3. With a minimum of 200 mV.
- Leakage could be higher than the maximum value, if negative current is injected on adjacent pins, Refer to Table 53: I/O current injection susceptibility
- To sustain a voltage higher than VDD +0.3 V, the internal pull-up/pull-down resistors must be disabled. Leakage could be higher than the maximum value, if negative current is injected on adjacent pins. Refer to Table 53: I/O current injection susceptibility
- 6. Pull-up resistors are designed with a true resistance in series with a switchable PMOS. This PMOS contribution to the series resistance is minimum (~10% order).
- 7. Pull-down resistors are designed with a true resistance in series with a switchable NMOS. This NMOS contribution to the series resistance is minimum (~10% order).
- 8. Hysteresis voltage between Schmitt trigger switching levels. Guaranteed by characterization.

All I/Os are CMOS and TTL compliant (no software configuration required). Their characteristics cover more than the strict CMOS-technology or TTL parameters. The coverage of these requirements for FT I/Os is shown in *Figure 30*.






Figure 30. FT I/O input characteristics

### **Output driving current**

The GPIOs (general purpose input/outputs) can sink or source up to  $\pm 8$  mA, and sink or source up to  $\pm 20$  mA (with a relaxed  $V_{OL}/V_{OH}$ ) except PC13, PC14 and PC15 which can sink or source up to  $\pm 3$ mA. When using the PC13 to PC15 GPIOs in output mode, the speed should not exceed 2 MHz with a maximum load of 30 pF.

In the user application, the number of I/O pins which can drive current must be limited to respect the absolute maximum rating specified in *Section 6.2*. In particular:

- The sum of the currents sourced by all the I/Os on  $V_{DD}$ , plus the maximum Run consumption of the MCU sourced on  $V_{DD}$ , cannot exceed the absolute maximum rating  $\Sigma I_{VDD}$  (see *Table 12*).
- The sum of the currents sunk by all the I/Os on  $V_{SS}$  plus the maximum Run consumption of the MCU sunk on  $V_{SS}$  cannot exceed the absolute maximum rating  $\Sigma I_{VSS}$  (see *Table 12*).

#### Output voltage levels

Unless otherwise specified, the parameters given in *Table 55* are derived from tests performed under ambient temperature and  $V_{DD}$  supply voltage conditions summarized in *Table 14*. All I/Os are CMOS and TTL compliant.

Symbol	Parameter	Conditions	Min	Max	Unit
V <sub>OL</sub> <sup>(1)</sup>	Output low level voltage for an I/O pin	CMOS port <sup>(2)</sup>	-	0.4	
V <sub>OH</sub> <sup>(3)</sup>	Output high level voltage for an I/O pin	$I_{IO}$ = +8 mA 2.7 V $\leq$ V <sub>DD</sub> $\leq$ 3.6 V	V <sub>DD</sub> -0.4	-	V
V <sub>OL</sub> <sup>(1)</sup>	Output low level voltage for an I/O pin	TTL port <sup>(2)</sup>	-	0.4	
V <sub>OH</sub> <sup>(3)</sup>	Output high level voltage for an I/O pin	$I_{IO}$ =+8 mA 2.7 V $\leq$ V <sub>DD</sub> $\leq$ 3.6 V	2.4	-	V
V <sub>OL</sub> <sup>(1)</sup>	Output low level voltage for an I/O pin	I <sub>IO</sub> = +20 mA	-	1.3 <sup>(4)</sup>	V
V <sub>OH</sub> <sup>(3)</sup>	Output high level voltage for an I/O pin	$2.7 \text{ V} \le \text{V}_{DD} \le 3.6 \text{ V}$	V <sub>DD</sub> -1.3 <sup>(4)</sup>	-	V
V <sub>OL</sub> <sup>(1)</sup>	Output low level voltage for an I/O pin	I <sub>IO</sub> = +6 mA	-	0.4 <sup>(4)</sup>	V
V <sub>OH</sub> <sup>(3)</sup>	Output high level voltage for an I/O pin	$1.8 \text{ V} \le \text{V}_{DD} \le 3.6 \text{ V}$	V <sub>DD</sub> -0.4 <sup>(4)</sup>	-	V
V <sub>OL</sub> <sup>(1)</sup>	Output low level voltage for an I/O pin	I <sub>IO</sub> = +4 mA	-	0.4 <sup>(5)</sup>	V
V <sub>OH</sub> <sup>(3)</sup>	Output high level voltage for an I/O pin	$1.7 \text{ V} \le \text{V}_{DD} \le 3.6 \text{ V}$	V <sub>DD</sub> -0.4 <sup>(5)</sup>	-	V

Table 55. Output voltage characteristics

### Input/output AC characteristics

The definition and values of input/output AC characteristics are given in *Figure 31* and *Table 56*, respectively.

Unless otherwise specified, the parameters given in *Table 56* are derived from tests performed under the ambient temperature and  $V_{DD}$  supply voltage conditions summarized in *Table 14*.

OSPEEDRy [1:0] bit value <sup>(1)</sup>	Symbol	Parameter	Conditions	Min	Тур	Max	Unit
			$C_L = 50 \text{ pF}, V_{DD} \ge 2.70 \text{ V}$	-	-	4	
	f <sub>max(IO)out</sub>	Maximum frequency <sup>(3)</sup>	C <sub>L</sub> = 50 pF, V <sub>DD</sub> ≥ 1.7 V	-	-	2	MHz
			C <sub>L</sub> = 10 pF, V <sub>DD</sub> ≥ 2.70 V	-	-	8	IVITZ
00			C <sub>L</sub> = 10 pF, V <sub>DD</sub> ≥ 1.7 V	-	-	4	
	t <sub>f(IO)out</sub> / t <sub>r(IO)out</sub>	Output high to low level fall time and output low to high level rise time	C <sub>L</sub> = 50 pF, V <sub>DD</sub> = 1.7 V to 3.6 V	-	-	100	ns

Table 56. I/O AC characteristics<sup>(1)(2)</sup>

The I<sub>IO</sub> current sunk by the device must always respect the absolute maximum rating specified in *Table 12*. and the sum of I<sub>IO</sub> (I/O ports and control pins) must not exceed I<sub>VSS</sub>.

<sup>2.</sup> TTL and CMOS outputs are compatible with JEDEC standards JESD36 and JESD52.

<sup>3.</sup> The  $I_{IO}$  current sourced by the device must always respect the absolute maximum rating specified in *Table 12* and the sum of  $I_{IO}$  (I/O ports and control pins) must not exceed  $I_{VDD}$ .

<sup>4.</sup> Guaranteed by characterization.

<sup>5.</sup> Guaranteed by design.

Table 56. I/O AC characteristics<sup>(1)(2)</sup> (continued)

OSPEEDRy [1:0] bit value <sup>(1)</sup>	Symbol	Parameter	Conditions	Min	Тур	Max	Unit
			C <sub>L</sub> = 50 pF, V <sub>DD</sub> ≥ 2.70 V	-	-	25	
	f	Maximum frequency <sup>(3)</sup>	C <sub>L</sub> = 50 pF, V <sub>DD</sub> ≥ 1.7 V	-	-	12.5	MHz
	'max(IO)out		C <sub>L</sub> = 10 pF, V <sub>DD</sub> ≥ 2.70 V	-	-	50	IVII IZ
01			C <sub>L</sub> = 10 pF, V <sub>DD</sub> ≥ 1.7 V	-	1	20	
			C <sub>L</sub> = 50 pF, V <sub>DD</sub> ≥2.7 V	-	ı	10	
	Output high to low level fall time and output low to high	C <sub>L</sub> = 50 pF, V <sub>DD</sub> ≥ 1.7 V	-		20	ns	
	t <sub>r(IO)out</sub>		C <sub>L</sub> = 10 pF, V <sub>DD</sub> ≥ 2.70 V	-	-	6	113
			C <sub>L</sub> = 10 pF, V <sub>DD</sub> ≥ 1.7 V	-	-	10	
			C <sub>L</sub> = 40 pF, V <sub>DD</sub> ≥ 2.70 V	-	-	50 <sup>(4)</sup>	
	f <sub>max(IO)out</sub>	O)out Maximum frequency <sup>(3)</sup>	C <sub>L</sub> = 40 pF, V <sub>DD</sub> ≥ 1.7 V	-	-	25	MHz
			C <sub>L</sub> = 10 pF, V <sub>DD</sub> ≥ 2.70 V	-	-	100 <sup>(4)</sup>	
10			C <sub>L</sub> = 10 pF, V <sub>DD</sub> ≥ 1.7 V	-	-	50 <sup>(4)</sup>	
10	t <sub>f(IO)out</sub> / t <sub>r(IO)out</sub>	$\begin{array}{c} t_{f(\text{IO})\text{out}} / \\ t_{r(\text{IO})\text{out}} \end{array}  \begin{array}{c} \text{Output high to low level fall} \\ \text{time and output low to high} \\ \text{level rise time} \end{array}$	C <sub>L</sub> = 40 pF, V <sub>DD</sub> ≥ 2.70 V	-	-	6	ns
			C <sub>L</sub> = 40 pF, V <sub>DD</sub> ≥ 1.7 V	-	-	10	
			C <sub>L</sub> = 10 pF, V <sub>DD</sub> ≥ 2.70 V	-	-	4	
			C <sub>L</sub> = 10 pF, V <sub>DD</sub> ≥ 1.7 V	-	-	6	
			C <sub>L</sub> = 30 pF, V <sub>DD</sub> ≥ 2.70 V	-	-	100 <sup>(4)</sup>	
	_ (3)	Marinar na fra arran arr(3)	C <sub>L</sub> = 30 pF, V <sub>DD</sub> ≥ 1.7 V	-	-	50 <sup>(4)</sup>	NAL 1-
	Fmax(IO)out	Maximum frequency <sup>(3)</sup>	C <sub>L</sub> = 10 pF, V <sub>DD</sub> ≥ 2.70 V	-	-	180 <sup>(4)</sup>	MHz
11			C <sub>L</sub> = 10 pF, V <sub>DD</sub> ≥ 1.7 V	-	-	100 <sup>(4)</sup>	
11			C <sub>L</sub> = 30 pF, V <sub>DD</sub> ≥ 2.70 V	-	-	4	
	t <sub>f(IO)out</sub> /	Output high to low level fall	C <sub>L</sub> = 30 pF, V <sub>DD</sub> ≥ 1.7 V	-	-	6	ns
	t <sub>r(IO)out</sub>	time and output low to high level rise time	C <sub>L</sub> = 10 pF, V <sub>DD</sub> ≥ 2.70 V	-	-	2.5	
			C <sub>L</sub> = 10 pF, V <sub>DD</sub> ≥ 1.7 V	-	-	4	
-	t <sub>EXTIpw</sub>	Pulse width of external signals detected by the EXTI controller		10	1	-	ns

<sup>1.</sup> Guaranteed by characterization.

<sup>2.</sup> The I/O speed is configured using the OSPEEDRy[1:0] bits. Refer to the STM32F4xx reference manual for a description of the GPIOx\_SPEEDR GPIO port output speed register.

<sup>3.</sup> The maximum frequency is defined in *Figure 31*.

<sup>4.</sup> For maximum frequencies above 50 MHz and  $V_{DD}$  > 2.4 V, the compensation cell should be used.




Figure 31. I/O AC characteristics definition

## 6.3.17 NRST pin characteristics

The NRST pin input driver uses CMOS technology. It is connected to a permanent pull-up resistor, R<sub>PLI</sub> (see *Table 54*).

Unless otherwise specified, the parameters given in *Table 57* are derived from tests performed under the ambient temperature and  $V_{DD}$  supply voltage conditions summarized in *Table 14*. Refer to *Table 54: I/O static characteristics* for the values of VIH and VIL for NRST pin.

Unit **Conditions Symbol Parameter** Min Typ Max Weak pull-up equivalent  $R_{PU}$  $V_{IN} = V_{SS}$ 30 40 50  $k\Omega$ resistor<sup>(1)</sup> V<sub>F(NRST)</sub><sup>(2)</sup> NRST Input filtered pulse 100 ns V<sub>NF(NRST)</sub><sup>(2)</sup> NRST Input not filtered pulse  $V_{DD} > 2.7 \text{ V}$ 300 ns Internal Reset Generated reset pulse duration 20 T<sub>NRST\_OUT</sub> μs source

Table 57. NRST pin characteristics

2. Guaranteed by design.

94/134



<sup>1.</sup> The pull-up is designed with a true resistance in series with a switchable PMOS. This PMOS contribution to the series resistance must be minimum (~10% order).




Figure 32. Recommended NRST pin protection

- 1. The reset network protects the device against parasitic resets.
- 2. The user must ensure that the level on the NRST pin can go below the V<sub>IL(NRST)</sub> max level specified in *Table 57*. Otherwise the reset is not taken into account by the device.

### 6.3.18 TIM timer characteristics

The parameters given in *Table 58* are guaranteed by design.

Refer to Section 6.3.16: I/O port characteristics for details on the input/output alternate function characteristics (output compare, input capture, external clock, PWM output).

Symbol	Parameter	Conditions <sup>(3)</sup>	Min	Max	Unit
	Timer resolution time	AHB/APBx prescaler=1	1	-	t <sub>TIMxCLK</sub>
t <sub>res(TIM)</sub>		or 2 or 4, f <sub>TIMxCLK</sub> = 84 MHz	11.9	-	ns
169(11101)	Timer recording to time	AHB/APBx prescaler>4,	1	-	t <sub>TIMxCLK</sub>
		f <sub>TIMxCLK</sub> = 84 MHz	11.9	-	ns
f <sub>EXT</sub>	Timer external clock frequency on CH1 to CH4		0	f <sub>TIMxCLK</sub> /2	MHz
'EXI		f <sub>TIMxCLK</sub> = 84 MHz	0	42	MHz
Res <sub>TIM</sub>	Timer resolution		-	16/32	bit
tCOUNTER	16-bit counter clock period when internal clock is selected	f <sub>TIMxCLK</sub> = 84 MHz	0.0119	780	μs
t <sub>MAX_COUNT</sub>	Maximum possible count with 32-bit counter		-	65536 × 65536	t <sub>TIMxCLK</sub>
WAX_COONT	with 32-bit counter	f <sub>TIMxCLK</sub> = 84 MHz	-	51.1	S

Table 58. TIMx characteristics<sup>(1)(2)</sup>

<sup>1.</sup> TIMx is used as a general term to refer to the TIM1 to TIM11 timers.

<sup>2.</sup> Guaranteed by design.

The maximum timer frequency on APB1 is 42 MHz and on APB2 is up to 84 MHz, by setting the TIMPRE bit in the RCC\_DCKCFGR register, if APBx prescaler is 1 or 2 or 4, then TIMxCLK = HCKL, otherwise TIMxCLK >= 4x PCLKx.

#### 6.3.19 Communications interfaces

### I<sup>2</sup>C interface characteristics

The I2C interface meets the requirements of the standard I<sup>2</sup>C communication protocol with the following restrictions: the I/O pins SDA and SCL are mapped to are not "true" opendrain. When configured as open-drain, the PMOS connected between the I/O pin and VDD is disabled, but is still present.

The I<sup>2</sup>C characteristics are described in *Table59*. Refer also to *Section 6.3.16: I/O port characteristics* for more details on the input/output alternate function characteristics (SDA and SCL).

The I<sup>2</sup>C bus interface supports standard mode (up to 100 kHz) and fast mode (up to 400 kHz). The I<sub>2</sub>C bus frequency can be increased up to 1 MHz. For more details about the complete solution, please contact your local ST sales representative.

Symbol	Parameter	Standard r	mode I <sup>2</sup> C <sup>(1)</sup>	Fast mode	e I <sup>2</sup> C <sup>(1)(2)</sup>	Unit
Symbol	Parameter	Min	Max	Min	Max	Unit
t <sub>w(SCLL)</sub>	SCL clock low time	4.7	-	1.3	-	0
t <sub>w(SCLH)</sub>	SCL clock high time	4.0	-	0.6	-	μs
t <sub>su(SDA)</sub>	SDA setup time	250	-	100	-	
t <sub>h(SDA)</sub>	SDA data hold time	0	-	0	900 <sup>(3)</sup>	
$t_{r(SDA)} \ t_{r(SCL)}$	SDA and SCL rise time	-	1000	-	300	ns
$t_{f(SDA)} \ t_{f(SCL)}$	SDA and SCL fall time	-	300	-	300	
t <sub>h(STA)</sub>	Start condition hold time	4.0	-	0.6	-	μs
t <sub>su(STA)</sub>	Repeated Start condition setup time	4.7	-	0.6	-	μδ
t <sub>su(STO)</sub>	Stop condition setup time	4.0	-	0.6	-	μs
t <sub>w(STO:STA)</sub>	Stop to Start condition time (bus free)	4.7	-	1.3	-	μs
t <sub>SP</sub>	Pulse width of the spikes that are suppressed by the analog filter for standard fast mode	0	50 <sup>(4)</sup>	0	50 <sup>(4)</sup>	ns
C <sub>b</sub>	Capacitive load for each bus line	-	400	-	400	pF

Table 59. I<sup>2</sup>C characteristics

<sup>1.</sup> Guaranteed by design.

f<sub>PCLK1</sub> must be at least 2 MHz to achieve standard mode I<sup>2</sup>C frequencies. It must be at least 4 MHz to achieve fast mode I<sup>2</sup>C frequencies, and a multiple of 10 MHz to reach the 400 kHz maximum I<sup>2</sup>C fast mode clock.

<sup>3.</sup> The maximum data hold time has only to be met if the interface does not stretch the low period of SCL signal.

<sup>4.</sup> The minimum width of the spikes filtered by the analog filter is above t<sub>SP</sub> (max).




Figure 33. I<sup>2</sup>C bus AC waveforms and measurement circuit

- 1.  $R_S$  = series protection resistor.
- 2. R<sub>P</sub> = external pull-up resistor.
- 3.  $V_{DD\ I2C}$  is the I2C bus power supply.

Table 60. SCL frequency (f<sub>PCLK1</sub>= 42 MHz,  $V_{DD} = V_{DD\_I2C} = 3.3 \text{ V})^{(1)(2)}$ 

\$ (I/LI=\	I2C_CCR value
f <sub>SCL</sub> (kHz)	$R_p = 4.7 \text{ k}\Omega$
400	0x8019
300	0x8021
200	0x8032
100	0x0096
50	0x012C
20	0x02EE

- 1.  $R_P$  = External pull-up resistance,  $f_{SCL}$  =  $I^2C$  speed
- 2. For speeds around 200 kHz, the tolerance on the achieved speed is of  $\pm 5\%$ . For other speed ranges, the tolerance on the achieved speed is  $\pm 2\%$ . These variations depend on the accuracy of the external components used to design the application.

#### **SPI** interface characteristics

Unless otherwise specified, the parameters given in *Table 61* for the SPI interface are derived from tests performed under the ambient temperature,  $f_{PCLKX}$  frequency and  $V_{DD}$  supply voltage conditions summarized in *Table 14*, with the following configuration:

- Output speed is set to OSPEEDRy[1:0] = 10
- Capacitive load C = 30 pF
- Measurement points are done at CMOS levels: 0.5V<sub>DD</sub>

Refer to Section 6.3.16: I/O port characteristics for more details on the input/output alternate function characteristics (NSS, SCK, MOSI, MISO for SPI).

Table 61. SPI dynamic characteristics<sup>(1)</sup>

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
		Master mode, SPI1/4, 2.7 V < V <sub>DD</sub> < 3.6 V			42	
		Slave mode, SPI1/4, 2.7 V < V <sub>DD</sub> < 3.6 V			42	
f <sub>SCK</sub> 1/t <sub>c(SCK)</sub>	SPI clock frequency	Slave transmitter/full-duplex mode, SPI1/4, 2.7 V < V <sub>DD</sub> < 3.6 V	-	-	38 <sup>(2)</sup>	MHz
		Master mode, SPI1/2/3/4, 1.7 V < V <sub>DD</sub> < 3.6 V			21	
		Slave mode, SPI1/2/3/4, 1.7 V < V <sub>DD</sub> < 3.6 V			21	
Duty(SCK)	Duty cycle of SPI clock frequency	Slave mode	30	50	70	%
t <sub>w(SCKH)</sub> t <sub>w(SCKL)</sub>	SCK high and low time	Master mode, SPI presc = 2	T <sub>PCLK</sub> -1.5	T <sub>PCLK</sub>	T <sub>PCLK</sub> +1.5	ns
t <sub>su(NSS)</sub>	NSS setup time	Slave mode, SPI presc = 2	4T <sub>PCLK</sub>	-	-	ns
t <sub>h(NSS)</sub>	NSS hold time	Slave mode, SPI presc = 2	2T <sub>PCLK</sub>	-	-	ns
t <sub>su(MI)</sub>	Data input actual time	Master mode	0	-	-	ns
t <sub>su(SI)</sub>	Data input setup time	Slave mode	2.5	-	-	ns
t <sub>h(MI)</sub>	Data input hold time	Master mode	6	-	-	ns
t <sub>h(SI)</sub>	Data input hold time	Slave mode	2.5	-	-	ns
t <sub>a(SO</sub> )	Data output access time	Slave mode	9	-	20	ns
t <sub>dis(SO)</sub>	Data output disable time	Slave mode	8	-	13	ns
	Date cuterut valid time	Slave mode (after enable edge), 2.7 V < V <sub>DD</sub> < 3.6 V	-	9.5	13	ns
t <sub>v(SO)</sub>	Data output valid time	Slave mode (after enable edge), 1.7 V < V <sub>DD</sub> < 3.6 V	-	9.5	17	ns
+	Data output hold time	Slave mode (after enable edge), 2.7 V < V <sub>DD</sub> < 3.6 V	5.5	-	-	ns
t <sub>h(SO)</sub>	Data output noid time	Slave mode (after enable edge), 1.7 V < V <sub>DD</sub> < 3.6 V	3.5	-	-	ns

Table 61. SPI dynamic characteristics<sup>(1)</sup> (continued)

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
t <sub>v(MO)</sub>	Data output valid time	Master mode (after enable edge)	-	3	5	ns
t <sub>h(MO)</sub>	Data output hold time	Master mode (after enable edge)	2	-	-	ns

<sup>1.</sup> Guaranteed by characterization.

Figure 34. SPI timing diagram - slave mode and CPHA = 0





Figure 35. SPI timing diagram - slave mode and CPHA =  $1^{(1)}$ 



Maximum frequency in Slave transmitter mode is determined by the sum of t<sub>v(SO)</sub> and t<sub>su(MI)</sub> which has to fit into SCK low or high phase preceding the SCK sampling edge. This value can be achieved when the SPI communicates with a master having t<sub>su(MI)</sub> = 0 while Duty(SCK) = 50%




Figure 36. SPI timing diagram - master mode<sup>(1)</sup>



#### I<sup>2</sup>S interface characteristics

Unless otherwise specified, the parameters given in *Table 62* for the  $I^2S$  interface are derived from tests performed under the ambient temperature,  $f_{PCLKx}$  frequency and  $V_{DD}$  supply voltage conditions summarized in *Table 14*, with the following configuration:

- Output speed is set to OSPEEDRy[1:0] = 10
- Capacitive load C = 30 pF
- Measurement points are done at CMOS levels: 0.5V<sub>DD</sub>

Refer to Section 6.3.16: I/O port characteristics for more details on the input/output alternate function characteristics (CK, SD, WS).

Table 62. I<sup>2</sup>S dynamic characteristics<sup>(1)</sup>

Symbol	Parameter	Conditions	Min	Max	Unit
f <sub>MCK</sub>	I2S Main clock output	-	256x8K	256xFs <sup>(2)</sup>	MHz
f	125 alook froguency	Master data: 32 bits		64xFs	MHz
f <sub>CK</sub>	I2S clock frequency	Slave data: 32 bits	-	64xFs	IVITZ
D <sub>CK</sub>	I2S clock frequency duty cycle	Slave receiver	30	70	%
t <sub>v(WS)</sub>	WS valid time	Master mode	0	6	
t <sub>h(WS)</sub>	WS hold time	Master mode	0	-	
t <sub>su(WS)</sub>	WS setup time	Slave mode	1	-	
t <sub>h(WS)</sub>	WS hold time	Slave mode	0	-	
t <sub>su(SD_MR)</sub>	Data input setup time	Master receiver	7.5	-	
t <sub>su(SD_SR)</sub>	Data input setup time	Slave receiver	2	-	ns
t <sub>h(SD_MR)</sub>	Data input hold time	Master receiver	0	-	
t <sub>h(SD_SR)</sub>	Data iliput fiolu tilile	Slave receiver	0	-	
t <sub>v(SD_ST)</sub>	Data output valid time	Slave transmitter (after enable edge)	-	27	
t <sub>v(SD_MT)</sub>		Master transmitter (after enable edge)	-	20	
t <sub>h(SD_MT)</sub>	Data output hold time	Master transmitter (after enable edge)	2.5	-	

<sup>1.</sup> Guaranteed by characterization.

Note: Refer to the I2S section of the reference manual for more details on the sampling frequency  $(F_S)$ .

 $f_{MCK}$ ,  $f_{CK}$ , and  $D_{CK}$  values reflect only the digital peripheral behavior. The values of these parameters might be slightly impacted by the source clock precision.  $D_{CK}$  depends mainly on the value of ODD bit. The digital contribution leads to a minimum value of (I2SDIV/(2\*I2SDIV+ODD) and a maximum value of (I2SDIV+ODD)/(2\*I2SDIV+ODD).  $F_{S}$  maximum value is supported for each mode/condition.



<sup>2.</sup> The maximum value of 256xFs is 42 MHz (APB1 maximum frequency).




Figure 37. I<sup>2</sup>S slave timing diagram (Philips protocol)<sup>(1)</sup>

LSB transmit/receive of the previously transmitted byte. No LSB transmit/receive is sent before the first byte.




Figure 38. I<sup>2</sup>S master timing diagram (Philips protocol)<sup>(1)</sup>

LSB transmit/receive of the previously transmitted byte. No LSB transmit/receive is sent before the first 1. byte.

## **USB OTG full speed (FS) characteristics**

This interface is present in USB OTG FS controller.

Table 63. USB OTG FS startup time

Symbol	Parameter	Max	Unit
t <sub>STARTUP</sub> <sup>(1)</sup>	USB OTG FS transceiver startup time	1	μs

<sup>1.</sup> Guaranteed by design.

Table 64. USB OTG FS DC electrical characteristics

Sym	bol	Parameter	Conditions	Min. <sup>(1)</sup>	Тур.	Max. <sup>(1)</sup>	Unit
	$V_{DD}$	USB OTG FS operating voltage		3.0 <sup>(2)</sup>	-	3.6	٧
Input levels	V <sub>DI</sub> <sup>(3)</sup>	Differential input sensitivity	I(USB_FS_DP/DM)	0.2	-	-	
	V <sub>CM</sub> <sup>(3)</sup>	Differential common mode range	Includes V <sub>DI</sub> range	0.8	-	2.5	V
	V <sub>SE</sub> <sup>(3)</sup>	Single ended receiver threshold		1.3	i	2.0	
Output	$V_{OL}$	Static output level low	$R_L$ of 1.5 $k\Omega$ to 3.6 $V^{(4)}$	-	-	0.3	V
levels	V <sub>OH</sub>	Static output level high	$R_L$ of 15 k $\Omega$ to $V_{SS}^{(4)}$	2.8	-	3.6	v
R <sub>F</sub>	·D	PA11, PA12 (USB_FS_DM/DP)	V <sub>IN</sub> = V <sub>DD</sub>	17	21	24	
		PA9 (OTG_FS_VBUS)		0.65	1.1	2.0	kΩ
R <sub>PU</sub>		PA11, PA12 (USB_FS_DM/DP)	V <sub>IN</sub> = V <sub>SS</sub>	1.5	1.8	2.1	K22
		PA9 (OTG_FS_VBUS)	V <sub>IN</sub> = V <sub>SS</sub>	0.25	0.37	0.55	

<sup>1.</sup> All the voltages are measured from the local ground potential.

Note:

When VBUS sensing feature is enabled, PA9 should be left at their default state (floating input), not as alternate function. A typical 200 µA current consumption of the embedded sensing block (current to voltage conversion to determine the different sessions) can be observed on PA9 when the feature is enabled.



<sup>2.</sup> The USB OTG FS functionality is ensured down to 2.7 V but not the full USB full speed electrical characteristics which are degraded in the 2.7-to-3.0 V  $\rm V_{DD}$  voltage range.

<sup>3.</sup> Guaranteed by design.

<sup>4.</sup>  $R_L$  is the load connected on the USB OTG FS drivers.




Figure 39. USB OTG FS timings: definition of data signal rise and fall time

Table 65. USB OTG FS electrical characteristics<sup>(1)</sup>

	Driver characteristics							
Symbol Parameter Conditions Min Max Un								
t <sub>r</sub>	Rise time <sup>(2)</sup>	C <sub>L</sub> = 50 pF	4	20	ns			
t <sub>f</sub>	Fall time <sup>(2)</sup>	C <sub>L</sub> = 50 pF	4	20	ns			
t <sub>rfm</sub>	Rise/ fall time matching	t <sub>r</sub> /t <sub>f</sub>	90	110	%			
V <sub>CRS</sub>	Output signal crossover voltage		1.3	2.0	V			

<sup>1.</sup> Guaranteed by design.

## 6.3.20 12-bit ADC characteristics

Unless otherwise specified, the parameters given in *Table 66* are derived from tests performed under the ambient temperature,  $f_{PCLK2}$  frequency and  $V_{DDA}$  supply voltage conditions summarized in *Table 14*.

Table 66. ADC characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
$V_{DDA}$	Power supply	V <sub>DDA</sub> – V <sub>REF+</sub> < 1.2 V	1.7 <sup>(1)</sup>	-	3.6	V
V <sub>REF+</sub>	Positive reference voltage	VDDA - VREF+ \ 1.2 V	1.7 <sup>(1)</sup>	-	$V_{DDA}$	V
f	ADC clock frequency	$V_{DDA} = 1.7^{(1)}$ to 2.4 V	0.6	15	18	MHz
f <sub>ADC</sub>	ADC clock frequency	V <sub>DDA</sub> = 2.4 to 3.6 V	0.6	30	36	MHz
f <sub>TRIG</sub> <sup>(2)</sup>	External trigger frequency	f <sub>ADC</sub> = 30 MHz, 12-bit resolution	-	-	1764	kHz
			-	-	17	1/f <sub>ADC</sub>
V <sub>AIN</sub>	Conversion voltage range <sup>(3)</sup>		0 (V <sub>SSA</sub> or V <sub>REF</sub> - tied to ground)	-	V <sub>REF+</sub>	V
R <sub>AIN</sub> <sup>(2)</sup>	External input impedance	See <i>Equation 1</i> for details	-	-	50	kΩ
R <sub>ADC</sub> <sup>(2)(4)</sup>	Sampling switch resistance		-	-	6	kΩ
C <sub>ADC</sub> <sup>(2)</sup>	Internal sample and hold capacitor		-	4	7	pF



<sup>2.</sup> Measured from 10% to 90% of the data signal. For more detailed informations, please refer to USB Specification - Chapter 7 (version 2.0).

Table 66. ADC characteristics (continued)

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
t <sub>lat</sub> <sup>(2)</sup>	Injection trigger conversion latency	f <sub>ADC</sub> = 30 MHz	-	-	0.100	μs
			-	-	3 <sup>(5)</sup>	1/f <sub>ADC</sub>
t <sub>latr</sub> (2)	Regular trigger conversion latency	f <sub>ADC</sub> = 30 MHz	-	-	0.067	μs
			-	-	2 <sup>(5)</sup>	1/f <sub>ADC</sub>
ts <sup>(2)</sup>	Sampling time	f <sub>ADC</sub> = 30 MHz	0.100	-	16	μs
	Camping time		3	-	480	1/f <sub>ADC</sub>
t <sub>STAB</sub> <sup>(2)</sup>	Power-up time		-	2	3	μs
	Total conversion time (including sampling time)	f <sub>ADC</sub> = 30 MHz 12-bit resolution	0.50	-	16.40	μs
t <sub>CONV</sub> <sup>(2)</sup>		f <sub>ADC</sub> = 30 MHz 10-bit resolution	0.43	-	16.34	μs
		f <sub>ADC</sub> = 30 MHz 8-bit resolution	0.37	-	16.27	μs
		f <sub>ADC</sub> = 30 MHz 6-bit resolution	0.30	-	16.20	μs
		9 to 492 (t <sub>S</sub> for sampling +n-bit resolution for successive approximation)				
	Sampling rate (f <sub>ADC</sub> = 30 MHz, and t <sub>S</sub> = 3 ADC cycles)	12-bit resolution Single ADC	-	-	2	Msps
f <sub>S</sub> <sup>(2)</sup>		12-bit resolution Interleave Dual ADC mode	-	-	3.75	Msps
		12-bit resolution Interleave Triple ADC mode	-	-	6	Msps
I <sub>VREF+</sub> (2)	ADC V <sub>REF</sub> DC current consumption in conversion mode		-	300	500	μA
I <sub>VDDA</sub> <sup>(2)</sup>	ADC V <sub>DDA</sub> DC current consumption in conversion mode		-	1.6	1.8	mA

V<sub>DDA</sub> minimum value of 1.7 V is possible with the use of an external power supply supervisor (refer to Section 3.14.2: Internal reset OFF).

<sup>2.</sup> Guaranteed by characterization.

<sup>3.</sup>  $V_{REF+}$  is internally connected to  $V_{DDA}$  and  $V_{REF-}$  is internally connected to  $V_{SSA-}$ 

<sup>4.</sup>  $R_{ADC}$  maximum value is given for  $V_{DD}$ =1.7 V, and minimum value for  $V_{DD}$ =3.3 V.

<sup>5.</sup> For external triggers, a delay of 1/f<sub>PCLK2</sub> must be added to the latency specified in *Table* 66.

# Equation 1: R<sub>AIN</sub> max formula

$$R_{AIN} = \frac{(k-0.5)}{f_{ADC} \times C_{ADC} \times ln(2^{N+2})} - R_{ADC}$$

The formula above (Equation 1) is used to determine the maximum external impedance allowed for an error below 1/4 of LSB. N = 12 (from 12-bit resolution) and k is the number of sampling periods defined in the ADC\_SMPR1 register.

Table 67. ADC accuracy at  $f_{ADC} = 18 \text{ MHz}$ 

	7 ADO					
Symbol	Parameter	Test conditions	Тур	Max <sup>(1)</sup>	Unit	
ET	Total unadjusted error	f 40 MH-	±3	±4		
EO	Offset error	$f_{ADC} = 18 \text{ MHz}$ $V_{DDA} = 1.7 \text{ to } 3.6 \text{ V}$	±2	±3		
EG	Gain error	$V_{REF} = 1.7 \text{ to } 3.6 \text{ V}$	±1	±3	LSB	
ED	Differential linearity error	$V_{DDA} - V_{REF} < 1.2 V$	±1	±2		
EL	Integral linearity error		±2	±3		

<sup>1.</sup> Guaranteed by characterization.

Table 68. ADC accuracy at f<sub>ADC</sub> = 30 MHz

	7.50					
Symbol	Parameter	Test conditions	Тур	Max <sup>(1)</sup>	Unit	
ET	Total unadjusted error	$f_{ADC}$ = 30 MHz, $R_{AIN}$ < 10 k $\Omega$ , $V_{DDA}$ = 2.4 to 3.6 V, $V_{REF}$ = 1.7 to 3.6 V, $V_{DDA} - V_{REF}$ < 1.2 V	±2	±5		
EO	Offset error		±1.5	±2.5		
EG	Gain error		±1.5	±3	LSB	
ED	Differential linearity error		±1	±2		
EL	Integral linearity error		±1.5	±3		

<sup>1.</sup> Guaranteed by characterization.

Table 69. ADC accuracy at f<sub>ADC</sub> = 36 MHz

Symbol	Parameter	Test conditions	Тур	Max <sup>(1)</sup>	Unit
ET	Total unadjusted error		±4	±7	
EO	Offset error	f <sub>ADC</sub> =36 MHz, V <sub>DDA</sub> = 2.4 to 3.6 V,	±2	±3	
EG	Gain error	$V_{DDA} = 2.4 \text{ to } 3.6 \text{ V}$	±3	±6	LSB
ED	Differential linearity error	V <sub>DDA</sub> – V <sub>REF</sub> < 1.2 V	±2	±3	
EL	Integral linearity error		±3	±6	

<sup>1.</sup> Guaranteed by characterization.

Table 70. ADC dynamic accuracy at  $f_{ADC}$  = 18 MHz - limited test conditions<sup>(1)</sup>

Symbol	Parameter	Test conditions	Min	Тур	Max	Unit
ENOB	Effective number of bits	f <sub>ADC</sub> =18 MHz V <sub>DDA</sub> = V <sub>REF+</sub> = 1.7 V Input Frequency = 20 KHz Temperature = 25 °C	10.3	10.4	-	bits
SINAD	Signal-to-noise and distortion ratio		64	64.2	1	
SNR	Signal-to-noise ratio		64	65	-	dB
THD	Total harmonic distortion		<b>-</b> 67	<b>-</b> 72	-	

<sup>1.</sup> Guaranteed by characterization.

Table 71. ADC dynamic accuracy at  $f_{ADC} = 36 \text{ MHz} - \text{limited test conditions}^{(1)}$ 

Symbol	Parameter	Test conditions	Min	Тур	Max	Unit
ENOB	Effective number of bits	f <sub>ADC</sub> = 36 MHz  V <sub>DDA</sub> = V <sub>REF+</sub> = 3.3 V  Input Frequency = 20 KHz  Temperature = 25 °C	10.6	10.8	-	bits
SINAD	Signal-to noise and distortion ratio		66	67	-	
SNR	Signal-to noise ratio		64	68	-	dB
THD	Total harmonic distortion		<b>-</b> 70	<b>-</b> 72	-	

<sup>1.</sup> Guaranteed by characterization.

Note:

ADC accuracy vs. negative injection current: injecting a negative current on any analog input pins should be avoided as this significantly reduces the accuracy of the conversion being performed on another analog input. It is recommended to add a Schottky diode (pin to ground) to analog pins which may potentially inject negative currents.

Any positive injection current within the limits specified for  $I_{INJ(PIN)}$  and  $\Sigma I_{INJ(PIN)}$  in Section 6.3.16 does not affect the ADC accuracy.




Figure 40. ADC accuracy characteristics

- 1. See also Table 68.
- 2. Example of an actual transfer curve.
- Ideal transfer curve.
- End point correlation line.
- E<sub>T</sub> = Total Unadjusted Error: maximum deviation between the actual and the ideal transfer curves. EO = Offset Error: deviation between the first actual transition and the first ideal one. EG = Gain Error: deviation between the last ideal transition and the last actual one. ED = Differential Linearity Error: maximum deviation between actual steps and the ideal one. EL = Integral Linearity Error: maximum deviation between any actual transition and the end point correlation line.




Figure 41. Typical connection diagram using the ADC

- Refer to Table 66 for the values of RAIN, RADC and CADC.
- $C_{parasitic}$  represents the capacitance of the PCB (dependent on soldering and PCB layout quality) plus the pad capacitance (roughly 5 pF). A high  $C_{parasitic}$  value downgrades conversion accuracy. To remedy this,  $f_{ADC}$  should be reduced.

#### General PCB design guidelines

Power supply decoupling should be performed as shown in *Figure 42* or *Figure 43*, depending on whether  $V_{REF+}$  is connected to  $V_{DDA}$  or not. The 10 nF capacitors should be ceramic (good quality). They should be placed them as close as possible to the chip.




Figure 42. Power supply and reference decoupling (V<sub>REF+</sub> not connected to V<sub>DDA</sub>)

<sup>1.</sup>  $V_{REF+}$  and  $V_{REF-}$  inputs are both available on UFBGA100.  $V_{REF+}$  is also available on LQFP100. When  $V_{REF+}$  and  $V_{REF-}$  are not available, they are internally connected to  $V_{DDA}$  and  $V_{SSA}$ .




Figure 43. Power supply and reference decoupling (V<sub>REF+</sub> connected to V<sub>DDA</sub>)

1.  $V_{REF+}$  and  $V_{REF-}$  inputs are both available on UFBGA100.  $V_{REF+}$  is also available on LQFP100. When  $V_{REF+}$  and  $V_{REF-}$  are not available, they are internally connected to  $V_{DDA}$  and  $V_{SSA}$ .

### 6.3.21 Temperature sensor characteristics

Table 72. Temperature sensor characteristics

Symbol	Parameter		Тур	Max	Unit
T <sub>L</sub> <sup>(1)</sup>	V <sub>SENSE</sub> linearity with temperature	-	±1	±2	°C
Avg_Slope <sup>(1)</sup>	Average slope	-	2.5	1	mV/°C
V <sub>25</sub> <sup>(1)</sup>	Voltage at 25 °C	-	0.76	-	V
t <sub>START</sub> (2)	Startup time	-	6	10	μs
T <sub>S_temp</sub> <sup>(2)</sup>	ADC sampling time when reading the temperature (1 °C accuracy)	10	-	-	μs

<sup>1.</sup> Guaranteed by characterization.

Table 73. Temperature sensor calibration values

Symbol	Parameter	Memory address
TS_CAL1	TS ADC raw data acquired at temperature of 30 °C, V <sub>DDA</sub> = 3.3 V	0x1FFF 7A2C - 0x1FFF 7A2D
TS_CAL2	TS ADC raw data acquired at temperature of 110 °C, V <sub>DDA</sub> = 3.3 V	0x1FFF 7A2E - 0x1FFF 7A2F



<sup>2.</sup> Guaranteed by design.

## 6.3.22 V<sub>BAT</sub> monitoring characteristics

Table 74. V<sub>BAT</sub> monitoring characteristics

Symbol	Parameter		Тур	Max	Unit
R	Resistor bridge for V <sub>BAT</sub>	-	50	-	ΚΩ
Q	Ratio on V <sub>BAT</sub> measurement	-	4	-	
Er <sup>(1)</sup>	Error on Q	-1	-	+1	%
T <sub>S_vbat</sub> <sup>(2)(2)</sup>	ADC sampling time when reading the V <sub>BAT</sub> 1 mV accuracy		-	-	μs

<sup>1.</sup> Guaranteed by design.

### 6.3.23 Embedded reference voltage

The parameters given in *Table 75* are derived from tests performed under ambient temperature and  $V_{DD}$  supply voltage conditions summarized in *Table 14*.

Table 75. Embedded internal reference voltage

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V <sub>REFINT</sub>	Internal reference voltage	-40 °C < T <sub>A</sub> < +105 °C	1.18	1.21	1.24	V
T <sub>S_vrefint</sub> <sup>(1)</sup>	ADC sampling time when reading the internal reference voltage	-	10	-	-	μs
V <sub>RERINT_s</sub> <sup>(2)</sup>	Internal reference voltage spread over the temperature range	V <sub>DD</sub> = 3V ± 10mV	-	3	5	mV
T <sub>Coeff</sub> <sup>(2)</sup>	Temperature coefficient	-	-	30	50	ppm/°C
t <sub>START</sub> <sup>(2)</sup>	Startup time	-	-	6	10	μs

<sup>1.</sup> Shortest sampling time can be determined in the application by multiple iterations.

Table 76. Internal reference voltage calibration values

Symbol	Parameter	Memory address
V <sub>REFIN_CAL</sub>	Raw data acquired at temperature of 30 °C V <sub>DDA</sub> = 3.3 V	0x1FFF 7A2A - 0x1FFF 7A2B

#### 6.3.24 SD/SDIO MMC card host interface (SDIO) characteristics

Unless otherwise specified, the parameters given in *Table 77* for the SDIO/MMC interface are derived from tests performed under the ambient temperature,  $f_{PCLK2}$  frequency and  $V_{DD}$  supply voltage conditions summarized in *Table 14*, with the following configuration:

- Output speed is set to OSPEEDRy[1:0] = 10
- Capacitive load C = 30 pF
- Measurement points are done at CMOS levels: 0.5V<sub>DD</sub>



<sup>2.</sup> Shortest sampling time can be determined in the application by multiple iterations.

<sup>2.</sup> Guaranteed by design.

Refer to *Section 6.3.16: I/O port characteristics* for more details on the input/output characteristics.

CK
D, CMD
(output)
D, CMD
(input)

ai14887

Figure 44. SDIO high-speed mode

Figure 45. SD default mode




Table 77. Dynamic characteristics: SD / MMC characteristics  $^{(1)(2)}$ 

Table 11. Byfiainio characteriotics. GB 7 mino characteriotics									
Symbol	Parameter	Conditions	Min	Тур	Max	Unit			
f <sub>PP</sub>	Clock frequency in data transfer mode		0	-	48	MHz			
-	SDIO_CK/fPCLK2 frequency ratio		-	-	8/3	-			
t <sub>W(CKL)</sub>	Clock low time	fpp = 48MHz	8.5	9	-	no			
t <sub>W(CKH)</sub>	Clock high time	fpp = 48MHz	8.3	10	-	ns			
CMD, D inp	uts (referenced to CK) in MMC and SE	) HS mode				•			
t <sub>ISU</sub>	Input setup time HS	fpp = 48MHz	3.5	-	-				
t <sub>IH</sub>	Input hold time HS	fpp = 48MHz	0	-	-	ns			
CMD, D outputs (referenced to CK) in MMC and SD HS mode									
t <sub>OV</sub>	Output valid time HS	fpp = 48MHz	-	4.5	7	ne			
t <sub>OH</sub>	Output hold time HS	fpp = 48MHz	3	-	-	ns			

Table 77. Dynamic characteristics: SD / MMC characteristics<sup>(1)(2)</sup> (continued)

Symbol	Parameter Conditions Min		Min	Тур	Max	Unit			
CMD, D inputs (referenced to CK) in SD default mode									
t <sub>ISUD</sub>	Input setup time SD	fpp = 24MHz	1.5	-	-	ne			
t <sub>IHD</sub>	Input hold time SD	fpp = 24MHz	0.5	-	-	ns			
CMD, D out	CMD, D outputs (referenced to CK) in SD default mode								
t <sub>OVD</sub>	Output valid default time SD	fpp =24MHz	-	4.5	6.5	no			
t <sub>OHD</sub>	Output hold default time SD	fpp =24MHz	3.5	-	-	ns			

Data based on characterization results, not tested in production.

### 6.3.25 RTC characteristics

**Table 78. RTC characteristics** 


Symbol	Parameter	Conditions	Min	Max
-	f <sub>PCLK1</sub> /RTCCLK frequency ratio	Any read/write operation from/to an RTC register	4	-

<sup>2.</sup>  $V_{DD} = 2.7 \text{ to } 3.6 \text{ V}.$ 

## 7 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK<sup>®</sup> packages, depending on their level of environmental compliance. ECOPACK<sup>®</sup> specifications, grade definitions and product status are available at: <a href="https://www.st.com">www.st.com</a>. ECOPACK<sup>®</sup> is an ST trademark.

## 7.1 WLCSP49 2.965x2.965 mm package information



1. Drawing is not to scale.



Table 79. WLCSP49 - 0.4 mm pitch wafer level chip scale package mechanical data

Symbol	millimeters			inches <sup>(1)</sup>			
Symbol	Min	Тур	Max	Min	Тур	Max	
Α	0.525	0.555	0.585	0.0207	0.0219	0.0230	
A1	-	0.175	-	-	0.0069	-	
A2	-	0.380	-	-	0.0150	-	
A3 <sup>(2)</sup>	-	0.025	-	-	0.0010	-	
b <sup>(3)</sup>	0.220	0.250	0.280	0.0087	0.0098	0.0110	
D	2.930	2.965	3.000	0.1154	0.1167	0.1181	
Е	2.930	2.965	3.000	0.1154	0.1167	0.1181	
е	-	0.400	-	-	0.0157	-	
e1	-	2.400	-	-	0.0945	-	
e2	-	2.400	-	-	0.0945	-	
F	-	0.2825	-	-	0.0111	-	
G	-	0.2825	-	-	0.0111	-	
aaa	-	0.100	-	-	0.0039	-	
bbb	-	0.100	-	-	0.0039	-	
ccc	-	0.100	-	-	0.0039	-	
ddd	-	0.050	-	-	0.0020	-	
eee	-	0.050	-	-	0.0020	-	

- 1. Values in inches are converted from mm and rounded to 4 decimal digits.
- 2. Back side coating.
- 3. Dimension is measured at the maximum bump diameter parallel to primary datum Z.

Figure 47. WLCSP49 0.4 mm pitch wafer level chip scale recommended footprint





Table 80. WLCSP49 recommended PCB design rules (0.4 mm pitch)

Dimension	Recommended values
Pitch	0.4 mm
Dpad	260 µm max. (circular) 220 µm recommended
Dsm	300 μm min. (for 260 μm diameter pad)
PCB pad design	Non-solder mask defined via underbump allowed

#### WLCSP49 device marking

The following figure gives an example of topside marking orientation versus ball A1 identifier location.

Figure 48. WLCSP49 marking example (package top view)



1. Parts marked as "ES", "E" or accompanied by an Engineering Sample notification letter, are not yet qualified and therefore not yet ready to be used in production and any consequences deriving from such usage will not be at ST charge. In no event, ST will be liable for any customer usage of these engineering samples in production. ST Quality has to be contacted prior to any decision to use these Engineering samples to run qualification activity.

## 7.2 UFQFPN48 package information

Pin 1 identifier laser marking area D Seating Detail Y D Exposed pad D2 area <del>booooolooooob</del> C 0.500x45° pin1 corner R 0.125 typ. Detail Z E2 00000000000 A0B9\_ME\_V3

Figure 49. UFQFPN48 - 48-lead, 7 x 7 mm, 0.5 mm pitch, ultra thin fine pitch quad flat package outline

- 1. Drawing is not to scale.
- 2. All leads/pads should also be soldered to the PCB to improve the lead/pad solder joint life.
- There is an exposed die pad on the underside of the UFQFPN package. It is recommended to connect and solder this back-side pad to PCB ground.

Table 81. UFQFPN48 - 48-lead, 7 x 7 mm, 0.5 mm pitch, ultra thin fine pitch quad flat package mechanical data

Symbol		millimeters			inches <sup>(1)</sup>	
Symbol	Min.	Тур.	Max.	Min.	Тур.	Max.
Α	0.500	0.550	0.600	0.0197	0.0217	0.0236
A1	0.000	0.020	0.050	0.0000	0.0008	0.0020
D	6.900	7.000	7.100	0.2717	0.2756	0.2795
E	6.900	7.000	7.100	0.2717	0.2756	0.2795
D2	5.500	5.600	5.700	0.2165	0.2205	0.2244




Table 81. UFQFPN48 - 48-lead, 7 x 7 mm, 0.5 mm pitch, ultra thin fine pitch quad flat package mechanical data (continued)

Symphol	millimeters			inches <sup>(1)</sup>		
Symbol	Min.	Тур.	Max.	Min.	Тур.	Max.
E2	5.500	5.600	5.700	0.2165	0.2205	0.2244
L	0.300	0.400	0.500	0.0118	0.0157	0.0197
Т	-	0.152	-	-	0.0060	-
b	0.200	0.250	0.300	0.0079	0.0098	0.0118
е	-	0.500	-	-	0.0197	-
ddd	-	-	0.080	-	-	0.0031

<sup>1.</sup> Values in inches are converted from mm and rounded to 4 decimal digits.

Figure 50. UFQFPN48 - 48-lead, 7 x 7 mm, 0.5 mm pitch, ultra thin fine pitch quad flat recommended footprint



1. Dimensions are in millimeters.

#### **UFQFPN48** device marking

The following figure gives an example of topside marking orientation versus pin 1 identifier location.





Figure 51. UFQFPN48 marking example (top view)

Parts marked as "ES", "E" or accompanied by an Engineering Sample notification letter, are not yet
qualified and therefore not yet ready to be used in production and any consequences deriving from such
usage will not be at ST charge. In no event, ST will be liable for any customer usage of these engineering
samples in production. ST Quality has to be contacted prior to any decision to use these Engineering
samples to run qualification activity.

## 7.3 LQFP64 package information

Figure 52. LQFP64 - 64-pin, 10 x 10 mm, 64-pin low-profile quad flat package outline



1. Drawing is not to scale.

577

Table 82. LQFP64 - 64-pin, 10 x 10 mm, 64-pin low-profile quad flat package mechanical data

Symbol	millimeters			inches <sup>(1)</sup>		
	Min.	Тур.	Max.	Min.	Тур.	Max.
Α	-	-	1.600	-	-	0.0630
A1	0.050	-	0.150	0.0020	-	0.0059
A2	1.350	1.400	1.450	0.0531	0.0551	0.0571
b	0.170	0.220	0.270	0.0067	0.0087	0.0106
С	0.090	-	0.200	0.0035	-	0.0079
D	-	12.000	-	-	0.4724	-
D1	-	10.000	-	-	0.3937	-
E	-	12.000	-	-	0.4724	-
E1	-	10.000	-	-	0.3937	-
E3	-	7.5000	-	-	0.2953	-
е	-	0.500	-	-	0.0197	-
K	0°	3.5°	7°	0°	3.5°	7°
L	0.450	0.600	0.750	0.0177	0.0236	0.0295
L1	-	1.000	-	-	0.0394	-
ccc	-	-	0.080	-	-	0.0031

<sup>1.</sup> Values in inches are converted from mm and rounded to 4 decimal digits.

12.7 10.3 10.3 17.8 12.7 12.7 12.7 12.7 12.7 12.7 12.7

1. Dimensions are in millimeters.

#### LQFP64 device marking

The following figure gives an example of topside marking orientation versus pin 1 identifier location.





Figure 54. LQFP64 marking example (top view)

1. Parts marked as "ES", "E" or accompanied by an Engineering Sample notification letter, are not yet qualified and therefore not yet ready to be used in production and any consequences deriving from such usage will not be at ST charge. In no event, ST will be liable for any customer usage of these engineering samples in production. ST Quality has to be contacted prior to any decision to use these Engineering samples to run qualification activity.



## 7.4 LQFP100 package information

Figure 55. LQFP100 - 100-pin, 14 x 14 mm, 100-pin low-profile quad flat package outline



1. Drawing is not to scale.

Table 83. LQPF100- 100-pin, 14 x 14 mm, 100-pin low-profile quad flat package mechanical data

Compleal	millimeters			inches <sup>(1)</sup>		
Symbol	Min.	Тур.	Max.	Min.	Тур.	Max.
Α	-	-	1.60	-	-	0.063
A1	0.050	-	0.150	0.002	-	0.0059
A2	1.350	1.40	1.450	0.0531	0.0551	0.0571
b	0.170	0.220	0.270	0.0067	0.0087	0.0106
С	0.090	-	0.200	0.0035	-	0.0079
D	15.800	16.000	16.200	0.622	0.6299	0.6378
D1	13.800	14.000	14.200	0.5433	0.5512	0.5591
D3	-	12.000	-	-	0.4724	-
E	15.800	16.000	16.200	0.622	0.6299	0.6378
E1	13.800	14.000	14.200	0.5433	0.5512	0.5591
E3	-	12.000	-	-	0.4724	-
е	-	0.500	-	-	0.0197	-
L	0.450	0.600	0.750	0.0177	0.0236	0.0295
L1	-	1.000	-	-	0.0394	-
K	0.0°	3.5°	7.0°	0.0°	3.5°	7.0°
ccc	0.080			0.0031		

<sup>1.</sup> Values in inches are converted from mm and rounded to 4 decimal digits.




Figure 56. LQFP100 recommended footprint

1. Dimensions are in millimeters.

#### LQFP100 device marking

The following figure gives an example of topside marking orientation versus pin 1 identifier location.





Figure 57. LQPF100 marking example (top view)

1. Parts marked as "ES", "E" or accompanied by an Engineering Sample notification letter, are not yet qualified and therefore not yet ready to be used in production and any consequences deriving from such usage will not be at ST charge. In no event, ST will be liable for any customer usage of these engineering samples in production. ST Quality has to be contacted prior to any decision to use these Engineering samples to run qualification activity.



## 7.5 UFBGA100 package information

Figure 58. UFBGA100 - 100-ball, 7 x 7 mm, 0.50 mm pitch, ultra fine pitch ball grid array package outline



1. Drawing is not to scale.

Table 84. UFBGA100 - 100-ball, 7 x 7 mm, 0.50 mm pitch, ultra fine pitch ball grid array package mechanical data

Symbol	millimeters			inches <sup>(1)</sup>		
Symbol	Min.	Тур.	Max.	Min.	Тур.	Max.
Α	0.460	0.530	0.600	0.0181	0.0209	0.0236
A1	0.050	0.080	0.110	0.0020	0.0031	0.0043
A2	0.400	0.450	0.500	0.0157	0.0177	0.0197
A3	-	0.130	-	-	0.0051	-
A4	0.270	0.320	0.370	0.0106	0.0126	0.0146
b	0.200	0.250	0.300	0.0079	0.0098	0.0118
D	6.950	7.000	7.050	0.2736	0.2756	0.2776
D1	5.450	5.500	5.550	0.2146	0.2165	0.2185
Е	6.950	7.000	7.050	0.2736	0.2756	0.2776
E1	5.450	5.500	5.550	0.2146	0.2165	0.2185
е	-	0.500	-	-	0.0197	-
F	0.700	0.750	0.800	0.0276	0.0295	0.0315

Table 84. UFBGA100 - 100-ball, 7 x 7 mm, 0.50 mm pitch, ultra fine pitch ball grid array package mechanical data (continued)

Symbol	millimeters			inches <sup>(1)</sup>		
	Min.	Тур.	Max.	Min.	Тур.	Max.
ddd	-	-	0.100	-	-	0.0039
eee	-	-	0.150	-	-	0.0059
fff	-	-	0.050	-	-	0.0020

<sup>1.</sup> Values in inches are converted from mm and rounded to 4 decimal digits.

Figure 59. UFGBA100 recommended footprint




Table 85. UFBGA100 recommended PCB design rules (0.5 mm pitch BGA)

Dimension	Recommended values
Pitch	0.5
Dpad	0.280 mm
Dsm	0.370 mm typ. (depends on the soldermask registration tolerance)
Stencil opening	0.280 mm
Stencil thickness	Between 0.100 mm and 0.125 mm

#### **UFBGA100** device marking

The following figure gives an example of topside marking orientation versus ball A1 identifier location.




Figure 60. UFBGA100 marking example (top view)



<sup>1.</sup> Parts marked as "ES", "E" or accompanied by an Engineering Sample notification letter, are not yet qualified and therefore not yet ready to be used in production and any consequences deriving from such usage will not be at ST charge. In no event, ST will be liable for any customer usage of these engineering samples in production. ST Quality has to be contacted prior to any decision to use these Engineering samples to run qualification activity.

### 7.6 Thermal characteristics

The maximum chip junction temperature (T<sub>J</sub>max) must never exceed the values given in *Table 14: General operating conditions on page 59*.

The maximum chip-junction temperature,  $T_J$  max., in degrees Celsius, may be calculated using the following equation:

 $T_J \max = T_A \max + (PD \max x \Theta_{JA})$ 

#### Where:

- T<sub>A</sub> max is the maximum ambient temperature in °C,
- Θ<sub>JA</sub> is the package junction-to-ambient thermal resistance, in °C/W,
- PD max is the sum of  $P_{INT}$  max and  $P_{I/O}$  max (PD max =  $P_{INT}$  max +  $P_{I/O}$ max),
- P<sub>INT</sub> max is the product of I<sub>DD</sub> and V<sub>DD</sub>, expressed in Watts. This is the maximum chip internal power.

 $P_{I\!/O}$  max represents the maximum power dissipation on output pins where:

$$P_{I/O} \max = \sum (V_{OL} \times I_{OL}) + \sum ((V_{DD} - V_{OH}) \times I_{OH}),$$

taking into account the actual  $V_{OL}$  /  $I_{OL}$  and  $V_{OH}$  /  $I_{OH}$  of the I/Os at low and high level in the application.

Symbol	Parameter	Value	Unit
	Thermal resistance junction-ambient UFQFPN48	32	
	Thermal resistance junction-ambient WLCSP49	52	
$\Theta_{JA}$	Thermal resistance junction-ambient LQFP64	50	°C/W
	Thermal resistance junction-ambient LQFP100	42	
	Thermal resistance junction-ambient UFBGA100	56	


Table 86. Package thermal characteristics

#### 7.6.1 Reference document

JESD51-2 Integrated Circuits Thermal Test Method Environment Conditions - Natural Convection (Still Air). Available from www.jedec.org.

# 8 Part numbering

Table 87. Ordering information scheme



47/

No character = tray or tube

# 9 Revision history

**Table 88. Document revision history** 

Date	Revision	Changes
23-Jul-2013	1	Initial release.
06-Sep-2013	2	Updated product status to production data Added I2C 1 MBit/s in Features Updated Figure 1: Compatible board design for LQFP100 package Added notes and revised the main function after reset columnn Table 8: STM32F401xB/STM32F401xC pin definitions. Replaced 'I2S2_CKIN' signal name with 'I2S_CKIN' and added EVENTOUT alternate function in Table 8: STM32F401xB/STM32F401xC pin definitions and Table 9: Alternate function mapping Updated Section 3.28: Analog-to-digital converter (ADC) Updated the reference of V <sub>ESD(CDM)</sub> in Table 51: ESD absolute maximum ratings Updated Section 3.20: Inter-integrated circuit interface (I2C), including Table 5: Comparison of I2C analog and digital filters Removed first sentence ("Unless otherwise specified") in I2C interface characteristics Changed the order of the tables in Section 6.3.6: Supply current characteristics Modified the "SDA and SCL rise time" fast mode I2C minimum value in Table 59: I <sup>2</sup> C characteristics Updated Figure 33: I <sup>2</sup> C bus AC waveforms and measurement circuit and Table 60: SCL frequency (f <sub>PCLK1</sub> = 42 MHz, V <sub>DD</sub> = V <sub>DD_I2C</sub> = 3.3 V) Replaced "Marking of engineering samples" sections with "Marking of samples" sections, and added UFBGA100 device marking section for package UFGBA100 in Section 7: Package information
08-Nov-2013	3	Updated UFBGA100 in <i>Table 86: Package thermal characteristics</i> . Changed WLCSP49 package measurements to 3 x 3 mm in <i>Section 7.1</i> .

Table 88. Document revision history (continued)

Date	Revision	Changes
16-May-2014	4	Change V <sub>DD</sub> /V <sub>DDA</sub> minimum value to 1.7 V. Changed number of EXTI lines in Section 3.10: External interrupt/event controller (EXTI).  Updated Figure 18: Power supply scheme.  Updated Table 11: Voltage characteristics, Table 12: Current characteristics and Table 14: General operating conditions.  Added note 4. in Table 26: Typical and maximum current consumption in Sleep mode. Updated typical values at T <sub>A</sub> = 25 °C in Table 27: Typical and maximum current consumptions in Stop mode - V <sub>DD</sub> =1.8 V.  Updated SDIO current consumption in Table 33: Peripheral current consumption.  Updated Table 54: I/O static characteristics, Table 56: I/O AC characteristics and added Figure 30: FT I/O input characteristics. Updated Table 55: Output voltage characteristics. Updated Table 53: I/O current injection susceptibility and Table 57: NRST pin characteristics.  Updated Table 61: SPI dynamic characteristics.  Updated package dimensions in Section 7.1 title. Added note below engineering sample marking schematics. Updated UFBGA100  Thermal resistance in Table 86: Package thermal characteristics.



Table 88. Document revision history (continued)

Changed current consumption to 128 µA/MHz on cover page Updated Table 3: Regulator ON/OFF and internal power sup
supervisor availability for UFGFPN48.  Updated Figure 10: STM32F401xB/STM32F401xC WLCSP4 to show top view instead of bump view.  Renamed VCAP1/2 into VCAP_1/2 in Figure 10: STM32F401xB/STM32F401xC WLCSP49 pinout, Figure 11: STM32F401xB/STM32F401xC UFQFPN48 pinout, Figure 13: STM32F401xB/STM32F401xC UFQFPN48 pinout, Figure 13: STM32F401xB/STM32F401xC UFQFPN48 pinout and Figure STM32F401xB/STM32F401xC UFBGA100 pinout.  In whole Section 6: Electrical characteristics, modified notes characteristics guaranteed by design and by tests during characterization.  Updated PLS[2:0]=101 (falling edge) in Table 19: Embedded power control block characteristics.  Updated Table 39: HSI oscillator characteristics.  Updated Table 39: HSI oscillator characteristics.  Added to Table 50: I/O AC characteristics.  Added to Table 50: I/O AC characteristics.  Removed note 1 in Table 67: ADC accuracy at f_ADC = 18 MH Table 68: ADC accuracy at f_ADC = 30 MHz and Table 69: AD accuracy at f_ADC = 36 MHz.  Added WLCSP49 Figure 47: WLCSP49 0.4 mm pitch wafer scale recommended footprint and Table 80: WLCSP49 recomposed by the scale recommended footprint and Table 80: WLCSP49 recomposed by the scale recommended footprint and Table 80: WLCSP49 recomposed by the scale recommended footprint and Table 80: WLCSP49 recomposed by the scale recommended footprint and Table 80: WLCSP49 recomposed by the scale recommended footprint and Table 80: WLCSP49 recomposed by the scale recommended footprint and Table 80: WLCSP49 recomposed by the scale recommended footprint and Table 80: WLCSP49 recomposed by the scale recommended footprint and table 81: UFBGA100 recommended footprint. Added Table 85: UFBG recommended PCB design rules (0.5 mm pitch BGA). updated Section: UFBGA100 device marking.



#### **IMPORTANT NOTICE - PLEASE READ CAREFULLY**

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2015 STMicroelectronics - All rights reserved

