

Instruction Classes



There are 59 instructions in rv64I.

I have ignored 8 of these instructions. { fence, fenci.i } (thread synchronization) & { csrrs, csrrsi, csrrw, csrrwi, csrrc, csrrci } (control/status register - read/write, read/set, read/clear) We will design a processor that can execute the 51 remaining instructions.

	R-Format	I-Format	S-Format	SB-Format	U-Format	UJ-Format
Flow Control (10)		ebreak, ecall, jalr		bne, beq, blt, bge, bltu, bgeu		jal
	add, addw, sub, subw	addi, addiw			lui, auipc	
Execution	and, or, xor	andi, ori, xori			Tui, auipe	
(30)	slt, sltu	slti, sltiu				
	sll, srl, sra, sllw, srlw, sraw	slli, srli, srai, slliw, srliw, sraiw				
Memory		lb, lh, lw, ld,	ed ew eh eh			

sd, sw, sh, sb

Execution: (30)

(11)

Logic: $(6) \rightarrow 3R$ -format + 3I-format

Arithmetic: (12) \rightarrow 6R-format + 4I-format +2U-format

lbu, lhu, lwu

Shift: $(12) \rightarrow 6R$ -format + 6I-format

Flow Control: (10)

Branch: $(6) \rightarrow 6SB$ -format

Jump: $(2) \rightarrow 2UJ$ -format

Environment: $(2) \rightarrow 2I$ -format

Memory: (11)

Load: $(7) \rightarrow 7I$ -format

Store: $(4) \rightarrow 4S$ -format

The (51) Instructions



	funct6	funct3	opcode		funct6	funct3	opcode		funct7	funct3	opcode
sllw	0000000	001	0111011	sll	0000000	001	0110011	xor	0000000	100	0110011
srlw	0000000	101	011 <mark>1</mark> 011	srl	0000000	101	0110011	or	0000000	110	0110011
sraw	0100000	101	011 <mark>1</mark> 011	sra	0100000	101	0110011	and	0000000	111	0110011
slliw	0000000	001	0011011	slli	0000000	001	0 <mark>0</mark> 10011	xori	-	000	0 <mark>0</mark> 10011
srliw	0000000	101	0011011	srli	0000000	101	0 <mark>0</mark> 10011	ori	-	010	0 <mark>0</mark> 10011
sraiw	0100000	101	0011011	srai	0100000	101	0010011	andi	-	011	0 <mark>0</mark> 10011
					funct7	funct3	opcode		funct7	funct3	opcode
				add	0000000	000	0110011	addi	-	000	0 <mark>0</mark> 10011
		ا م		addw	0000000	000	0111011	addiw	-	000	0011011
	funct7	funct3	opcode	sub	0100000	000	0110011	slti	-	010	0010011
lb	-	000	0000011	subw	0100000	000	0111011	sltiu	-	011	0011011
lh	-	001	0000011	slt	0000000	010	0110011	lui	-		0110111
lw	-	010	0000011		0000000	010	0110011			\vdash	0010111
ld	-	011	0000011	sltu	0000000	011	0110011	auipc	-	اــــا	00101111
1bu	-	100	0000011								
lhu	-	101	0000011		funct7	funct3	opcode				
lwu	-	110	0000011	beq	-	000	1100 <mark>0</mark> 11				
	funct7	funct3	opcode	bne	-	001	1100011	-bussele	imm=0x000	000	1110011
						400	4400044	ebreak	IIIIIII=UXUUU	000	1110011

_		000	0400044	1. 1		400	1100011	,			
sb	-	000	0100011	blt	-	100	1100 <mark>0</mark> 11	ecall	imm=0x001	000	1110011
		004	0400044	N		101	1100011	Court	6,106 1	000	1110011
sh	-	001	0100011	bge	-	101	1100 <mark>0</mark> 11				
		010	0100011	bltu	_	110	1100 <mark>0</mark> 11	jal			1101111
sw	_	010	0100011	Dica		110	1100011	Jar			1101111
		04.4	0400044	harau		111	1100 <mark>0</mark> 11	d = 1 ==		000	1100 1 11
sd	-	011	0 <mark>1</mark> 00011	bgeu	_	111	1100011	jalr	_	000	1100111

The Primary Elements of a Processor Datapath



So far we have the two most important elements of a Processor Datapath.

The Execution Unit (**ExU**) and the Register File (**RegF**)

There are 9-bits that control the behaviour of the execution unit, FuncClass, LogicFN, ShiftFN, ExtWord, AddnSub and NotA. (We don't actually need NotA)


Let us define a 9-bit signal, NotA FuncClass LogicFN ShiftFN Addn Sub Word

ExuFN <= NotA & FuncClass & LogicFN & ShiftFN & AddnSub & ExtWord;

ExuStatus <= Cout, & Ovfl & Zero; Cout Ovfl

32 x 64-bit

Register File



Func	Class	operation
0	0	sltu
0	1	slt
1	0	shift/arith
1	1	logic

Log	icFn	operation
0	0	Lui
0	1	A xor B
1	0	A or B
1	1	A and B

Shif	tFN	operation
0	0	arith
0	1	sll
1	0	srl
1	1	sra


Simplified Datapath





High-Level Language Statement

Assembly Language Instruction

Machine Language Instruction







The Instruction Cycle




The Datapath contains a special Register called the **Program Counter**, **PC**.

- This register holds a 64-bit value that represents a memory address of a location in the Instruction Memory Unit. (The **Lowest bit** is always '0' because the RISC-V specification requires that Instructions must be 16-bit halfword-aligned)
- Instructions are only read from the Instruction Memory Unit and thus the behaviour is similar to that of a combinational circuit. (The clocking scheme is not an issue.)

The value inside the PC is used to calculate a new value for the PC each cycle. The new value represents the location of the instruction to be processed in the next cycle.

The new value will be $PC \leftarrow PC + 4$, for all instructions except Flow Control Instructions




R-Format "Execute" Instructions



Execute Instructions: (30 instructions)

- pass operand data through an execution unit and store a result back in a destination register.
- 15 of these instructions are **R-Format**; with operands coming from two source registers.




I-Format "Execute" Instructions




Execute Instructions: (30 instructions)

- pass operand data through an execution unit and store a result back in a destination register.
- 13 of these instructions are **I-Format**; with operands coming from one source registers, and a12-bit sign-extended immediate constant.



Execution Unit Source MUX





We have now introduced one more control signal, AluSrc, into the design so that the datapath can execute both **R format** and **I format** instructions.

I-Format Data Memory "Read" Access





Data Cache

Address


64,

Memory Instructions: (7 load and 4 store instructions)





Assume that the data memory has an edge-triggered clocking scheme. As we are considering "read access" we may view the access similar to the Q of a flip-flop.



A new 3-bit signal, DataSize, controls the extension of upper bits.

> Ensc 350 10

Control Unit

S-Format Data Memory "Write" Access


SFU

Data Cache

Address

Memory Instructions: (7 load and 4 store instructions)






double

F	orm	at	operation
0	0	0	R-type
0	0	1	I-type
0	1	0	S-type
0	1	1	SB-type
1	0	0	U-type
1	0	1	<mark>UJ</mark> -type
1	1	0	XX
1	1	1	XX

Assume that the Data Memory Unit ignores the **msb** of DataSize for data write operations.



Adding The Destination Register MUX

SFU

The Data Memory Operations can be combined with the Execution Operations by inserting a MUX that selects the source for storing to the Register File.

This MUX is controlled by a control signal called RegInSrc.

