Lecture 08



RV64I Arithmetic/Logic Instructions

SFU

Here are the arithmetic machine words.

		funct7	funct3	opcode		
	add	0000000	000	0110011		
\rightarrow	addw	0000000	000	0111011		
	sub	0100000	000	0110011		
\rightarrow	subw	0100000	000	0111011		
	slt	0000000	010	01 10011		
	sltu	0000000	011	01 10011		
		funct7	funct3	opcode		
	addi	-	000	0010011		
\rightarrow	addiw	-	000	0011011		
	slti	-	010	0010011		
	sltiu	-	011	0011011		
	lui	-		0110111		
	auipc	-	-	0010111		

These are the ZI + 9 - 30 ALO-type hish deligns.	•	These are the $21+9 = 30$ ALU-type instructions.
--	---	--

• Notice that 9 of these are word instructions. (32-bit)

	funct7	funct3	opcode			
xor	0000000	100	0110011			
or	0000000	110	0110011			
and	0000000	111	0110011			
xori	1	000	0010011			
ori	•	010	0010011			
andi	1	011	0010011			
	funct6	funct3	opcode			
sll	0000000	001	0110011			
srl	0000000	101	0110011			
sra	0100000	101	0110011			
slli	0000000	001 001	0010011			
srli	0000000	101	0010011			
srai	srai 0100000		0010011			
	funct6	funct3	opcode			
sllw	0000000	001	0111011			
srlw	0000000	101	0111011			
sraw	0100000	101	0111011			
slliw	0000000	001	0011011			
srliw	0000000	101	0011011			
sraiw	0100000	101	0011011			


An **RV64I** Barrel Shifter




There are many design alternatives for a barrel shifter.

For **RV64** we need { sll, srl, sra } { sllw, srlw, sraw }

- 1) A Chain can be implemented with a combination of 8-channel, 4-channel & 2-Channel MUXes.
- 2) The Left/Right logical shifts can be combined into a single chain.
- 3) The **sllw** (32-bit) instruction can be implemented by sign-extending the lower word of the **sll** chain.(64-bit)
- 4) Right-Shifted Word (32-bit) Instructions can be implemented by transferring the lower word of the input to the upper word before entering a 64-bit chain. The final output would be constructed by sign-extending the upper word at the chain output.
- 5) The **srlw** and **sraw** (32-bit) instructions can be implemented using method (4)





The barrel shifter timing is not as critical as the arithmetic unit.

The optimal choice depends upon how the MUXes are to be physically realized.


A good engineer will optimise the choice by analysing the resource and timing results after place & route for all possible choices.


A Simple **RV64I** Barrel Shifter

SFU

For your next lab we shall adopt a very primitive solution that has not been optimised.


- All 64-bit instructions, { sll, srl, sra } are realised as independent chains.
- All 32-bit instructions, { sllw, srlw, sraw } use the 64-bit chains.
- All chains are constructed using 4-channel MUXes.





An RV64I Execution Unit





The Execution Unit has:

- Data Inputs (black)
- Data Outputs (black)
- Status Outputs (yellow)
- Control Inputs (red)

Shif	tFN	operation
0	0	arith
0	1	sll
1	0	srl
1	1	sra


Log	icFn	operation
0	0	Lui
0	1	A xor B
1	0	A or B
1	1	A and B

Func	Class	operation
0	0	sltu
0	1	slt
1	0	shift/arith
1	1	logic

Wed, Feb 26, 2020

Ensc 350

9




The Register File

SFU

The Register File Must have an input that enables or disables the action of storing bit patterns into the registers. This is called the **RegWrite** signal.

(When is the bit pattern on the destination bus transferred to the selected register?)

Alternatively, for simplicity and speed the registers may be implemented as **D-type Latches** instead of Flip-flops. (Hennessy & Patterson assumes flip-flops)



Realising Multiplexers

SFU

There are many ways to realise Multiplexers.

On modern CMOS integrated circuits, multiplexers are realized using CMOS transmission gates. Each channel only needs a pair of transistors and is thus very small.

- A Cyclone IV FPGA contains 4-input Lookup Tables. (LUTs)
 - A single LUT can implement a 2-channel 1-bit MUX.
 - A pair of LUTs can implements a 4-channel 1-bit MUX. How can this be possible?

Obviously we can extrapolate from here.

An 8-channel Mux uses 5 LUTs and is a 3-level circuit.

A 16-channel MUX uses 10 LUTs and is a 4-level circuit.

A 32 channel MUX uses

A Typical Designer's Workflow


SFU

Wed, Feb 26, 2020 Ensc 350

Typical Response of Output Signal Bits


SFU

Waveforms at the output of a combinational circuit in response to Events at the input.



- Glitches are the observed spurious pulses. (symptom)
- The underlying problem is referred to as a Hazard.(disease)

Combinational Circuit Timing Parameters



We characterise the timing behaviour of the circuit with two parameters called

- the propagation delay, $\mathbf{t}_{\mathbf{pd}}$ and
- the contamination delay, \mathbf{t}_{cd} .


 t_{pd} = longest time before the circuit produces the stable new output value.

 $\mathbf{t_{cd}}$ = smallest time that the output value will retain its old value after an input event.

SFU

Cascading Combinational Circuits







When **cascading** combinational circuits we calculate the overall \mathbf{t}_{pd} and \mathbf{t}_{cd} by simply summing the respective timing parameters of the individual stages.

Flip-Flop Timing Parameters


As with combinational circuits, Flip-Flops have a time delay between the clock event and the response at the Q-output.





Setup and Hold Requirements


- The Q-output becomes metastable if the **D-input** changes **just before** or **just after** the clock edge event.
- The **setup** time and **hold** time are **timing requirements**; they are NOT delays.



• By slowing the clock (increasing the period) we reduce the relative amount of time between the "Call window" and the Clock period.


Timing for Counters (Sequencers)





Calculating Maximum Clock Frequency






We can Avoid Setup time violations by simply slowing the clock frequency.

$$T_{clock} > t_{pd-CtoQ} + t_{pdA} + t_{setup}$$

The **RV64I** Instruction Formats

SFU



Instruction Classes



There are 59 instructions in rv64I.

I have ignored 8 of these instructions. { fence, fenci.i } (thread synchronization) & { csrrs, csrrsi, csrrw, csrrwi, csrrc, csrrci } (control/status register - read/write, read/set, read/clear) We will design a processor that can execute the 51 remaining instructions.

	R-Format	I-Format	S-Format	SB-Format	U-Format	UJ-Format
Flow Control (10)		ebreak, ecall, jalr		bne, beq, blt, bge, bltu, bgeu		jal
	add, addw, sub, subw	addi, addiw			lui, auipc	
Execution (30)	and, or, xor	andi, ori, xori			Tui, auipe	
	slt, sltu	slti, sltiu				
	sll,srl,sra, sllw,srlw,sraw	slli, srli, srai, slliw, srliw, sraiw				
Memory (11)		lb, lh, lw, ld, lbu, lhu, lwu	sd, sw, sh, sb			

The (51) Instructions

SFU

											51
	funct6	funct3	opcode		funct6	funct3	opcode		funct7	funct3	opcode
sllw	0000000	001	0111011	sll	0000000	001	0110011	xor	0000000	100	0110011
srlw	0000000	101	0111011	srl	0000000	101	0110011	or	0000000	110	0 <mark>1</mark> 10011
sraw	0100000	101	0111011	sra	0100000	101	0110011	and	0000000	111	0110011
slliw	0000000	001	0011011	slli	0000000	001	0010011	xori	-	000	0010011
srliw	0000000	101	0011011	srli	0000000	101	0010011	ori	-	010	0010011
sraiw	0100000	101	0011011	srai	0100000	101	0010011	andi	-	011	0010011
					funct7	funct3	opcode		funct7	funct3	opcode
				add	0000000	000	0110011	addi	¥	000	0010011
	0	اور وا		addw	0000000	000	0111011	addiw	-	000	0011011
	funct7	funct3		sub	0100000	000	0110011	slti	-1	010	0010011
lb	-	000	0000011	subw	0100000	000	0111011	sltiu	_	011	0011011
lh	-	001	0000011	slt	0000000	010	01 10011	lui	-1	-	0110111
lw	-	010	0000011	sltu	0000000	011	0110011	auipc	-	-	0010111
ld	-	011	0000011	SICU	0000000	011	0110011	autpc	_		0010111
lbu	-	100	0000011								
lhu	-	101	0000011		funct7	funct3	opcode				
lwu	-	110	0000011	beq	-	000	1100011				
	funct7	funct3	opcode	bne	-	001	1100011	ebreak	imm=0x000	000	1110011
sb	-	000	0100011	blt	-	100	1100 <mark>0</mark> 11	ecall	imm=0x001	000	1110011
sh	-	001	0100011	bge	-	101	1100011	ECATI	111111111111111111111111111111111111111		1110011
sw	-	010	0100011	bltu	-	110	1100011	jal	-	-	110 <mark>11</mark> 11
sd	-	011	0100011	bgeu	-	111	1100011	jalr	-	000	1100 <mark>1</mark> 11