




CPU Address Bus Buffering




M2 Clock Buffering




CPU Address Bus Nybble Decoding







/ROMSEL, Register Access




CPU R/W, Register Read/Write




PPU Address Bus Buffering




Note:
/PPU_WR_PIN has an inverter
at the pin but does not go
to any buffers beyond that.





\$5105 Register Nametable Mapping



Sheet: /Nametable Mapping/
File: nametable_mapping.kicad_sch


Title:

Size: USLedge
KiCad E.D.A. 9.0.7

Date:

Rev:

Id: 5/26



Incoming CPU Data Bus Buffering Bonanza

Decides When to Drive the CPU Data Bus

Multiplexing Data to be Driven onto the CPU Data Bus

Legend:

- AND: AND gate
- OR: OR gate
- XOR: XOR gate
- NOT: NOT gate
- BUF: Buffer
- MUX: Multiplexer
- REG: Register
- COMP: Comparator
- CON: Constant
- OP: Operator
- OP2: Operator 2
- OP3: Operator 3
- OP4: Operator 4
- OP5: Operator 5
- OP6: Operator 6
- OP7: Operator 7
- OP8: Operator 8
- OP9: Operator 9
- OP10: Operator 10
- OP11: Operator 11
- OP12: Operator 12
- OP13: Operator 13
- OP14: Operator 14
- OP15: Operator 15
- OP16: Operator 16
- OP17: Operator 17
- OP18: Operator 18
- OP19: Operator 19
- OP20: Operator 20
- OP21: Operator 21
- OP22: Operator 22
- OP23: Operator 23
- OP24: Operator 24
- OP25: Operator 25
- OP26: Operator 26
- OP27: Operator 27
- OP28: Operator 28
- OP29: Operator 29
- OP30: Operator 30
- OP31: Operator 31
- OP32: Operator 32
- OP33: Operator 33
- OP34: Operator 34
- OP35: Operator 35
- OP36: Operator 36
- OP37: Operator 37
- OP38: Operator 38
- OP39: Operator 39
- OP40: Operator 40
- OP41: Operator 41
- OP42: Operator 42
- OP43: Operator 43
- OP44: Operator 44
- OP45: Operator 45
- OP46: Operator 46
- OP47: Operator 47
- OP48: Operator 48
- OP49: Operator 49
- OP50: Operator 50
- OP51: Operator 51
- OP52: Operator 52
- OP53: Operator 53
- OP54: Operator 54
- OP55: Operator 55
- OP56: Operator 56
- OP57: Operator 57
- OP58: Operator 58
- OP59: Operator 59
- OP60: Operator 60
- OP61: Operator 61
- OP62: Operator 62
- OP63: Operator 63
- OP64: Operator 64
- OP65: Operator 65
- OP66: Operator 66
- OP67: Operator 67
- OP68: Operator 68
- OP69: Operator 69
- OP70: Operator 70
- OP71: Operator 71
- OP72: Operator 72
- OP73: Operator 73
- OP74: Operator 74
- OP75: Operator 75
- OP76: Operator 76
- OP77: Operator 77
- OP78: Operator 78
- OP79: Operator 79
- OP80: Operator 80
- OP81: Operator 81
- OP82: Operator 82
- OP83: Operator 83
- OP84: Operator 84
- OP85: Operator 85
- OP86: Operator 86
- OP87: Operator 87
- OP88: Operator 88
- OP89: Operator 89
- OP90: Operator 90
- OP91: Operator 91
- OP92: Operator 92
- OP93: Operator 93
- OP94: Operator 94
- OP95: Operator 95
- OP96: Operator 96
- OP97: Operator 97
- OP98: Operator 98
- OP99: Operator 99
- OP100: Operator 100

Title:

Sheet: /CPU Data Bus/
File: cpu_data_bus.kicad_sch

Size: USLedger **Date:** **Rev:**

KiCad E.D.A. 9.0.7 **Id:** 8/26

Incoming CPU Data Bus Buffering Bonanza

Decides When to Drive the CPU Data Bus

Multiplexing Data to be Driven onto the CPU Data Bus

Sheet: /CPU Data Bus/
File: cpu_data_bus.kicad_sch

Title:

Size: USLedger Date: Rev:

KiCad E.D.A. 9.0.7 Id: 8/26

Incoming CPU Data Bus Buffering Bonanza

Decides When to Drive the CPU Data Bus

Multiplexing Data to be Driven onto the CPU Data Bus

Sheet: /CPU Data Bus/
File: cpu_data_bus.kicad_sch


Title:


Size: USLedger Date: Rev:

KiCad E.D.A. 9.0.7 Id: 8/26


Title:		
Size: USLedger	Date:	Rev:
KiCad E.D.A. 9.0.7		Id: 8/26

\$5010 Register Mode & IRQ Enable








V-Split Scanline Counter



\$5200 Register V-Split Mode & H-Threshold



Unknown 3-Bit Scanline Counter



Sheet: /V-Split/
File: v_split.kicad_sch

Title:

Size: B Date:


KiCad E.D.A. 9.0.7

Rev:

Id: 11/26

1	2	3	4	5	6	7	8	
---	---	---	---	---	---	---	---	--

Rev: 12/26











Sheet: /CHR A0,A1,A2/
File: chr_a0_a1_a2.kicad_sch

Title:

Size: USLedger	Date:
KiCad E.D.A. 9.0.7	

Rev:
Id: 13/26

\$5104 Register ExRAM Mode





Sheet: /ExRAM Mode/
File: exram_mode.kicad_sch


Title:

Size: USLedger Date:
KiCad E.D.A. 9.0.7


Rev:
Id: 14/26




5-Bit to 7-Bit
Pulse Length Lookup Table




\$5003 Register
Pulse 1 Length Counter



\$5007 Register
Pulse 2 Length Counter



Pulse Channel Clock Source



Sheet: /Pulse Length Lookup Table/
File: pulse_length_lookup_table.kicad_sch


Title:

Size: USLdger Date:

Rev:

KiCad E.D.A. 9.0.7

Id: 16/26




Sheet: /Pulse Timer/
File: pulse_timer.kicad_sch

Title:



Size: USLedger Date:
KiCad E.D.A. 9.0.7

Rev:
Id: 17/26



\$5015 Write Register Pulse 1&2 Status



Pulse 1&2 Individual 4-bit DAC Outputs











Components for 4-bit Adder




Note: The adder's logic is verified correct in Pulse DAC Adder Logic.xlxs


4-bit Adder Adding Pulse 1&2 DACs



Don't know what this is yet
But it is important.



Don't know what this is yet
But it is important.



Sheet: /Pulse DAC/
File: Pulse DAC.kicad_sch


Title:


Size: USLdger Date:


KiCad E.D.A. 9.0.7


Rev:

Id: 19/26










This sheet contains all residual items that don't serve any apparent purpose.



M2 Spaghetti That Goes Nowhere

