



Exercise 5

Monday, November 7, 2022 6:20 PM

Problem I (Memory)


1. Sketch the internal design of a 4×3 ROM.
2. Show how to create a $1K \times 32$ ROM using only $1K \times 8$ ROMs (note: 1K means 1028 words).
3. Show how to create a $2K \times 16$ ROM using only $1K \times 8$ ROMs

1




2





~~1K x 32~~ Rom
 $1K \times 8$



3



$2^{11} = 2K \times 16$ w/ $1K \times 8$






Problem II (Encoder, Decoder)



1. Design a full adder using a 3-to-8 line decoder and
 - two OR gates.
 - two NOR gates.





		m_0	m_1	m_2	m_3	m_4	m_5	m_6	m_7	z	C_{out}
		0	0	0	0	0	0	0	0	0	0
(1)	0	1	0	0	0	0	0	0	0	1	0
		0	1	0	0	0	0	0	0	0	1
		0	0	1	0	0	0	0	0	0	1
		0	0	0	1	0	0	0	0	0	1
		1	0	0	0	0	1	0	0	0	1
		1	0	1	0	0	0	0	0	0	1
		1	1	0	0	0	0	0	1	0	1
(1)	1	1	1	0	0	0	0	0	1	1	1



X addr
 y inputs
 c_{in} \rightarrow decoder \rightarrow OR's
 \rightarrow Nor's \rightarrow Z
 \rightarrow C_{out}




w/ Nor's \rightarrow OR's



2. Derive the logic equations for a 4-to-2 priority encoder by completing the following table.

4-to-2 Priority Encoder				a	b	c	v
y_3	y_2	y_1	y_0	x_1	x_0		
0	0	0	0	x	x	0	
0	0	0	1	0	0	1	
0	0	1	1	0	1	1	
0	1	1	1	1	0	1	
1	-	-	-	1	1	1	

$y_1 \bar{y}_2 + y_3 = B = x_0$



$\begin{cases} 0 \\ 1 \\ 2 \\ 3 \end{cases} \rightarrow \begin{cases} 0 \\ 1 \\ 2 \\ 3 \end{cases}$


$x_1 \rightarrow 1$
 $x_0 \rightarrow 1$
 $v \rightarrow 1$

$(+) 3$

$x_1 \rightarrow 1$
 $x_0 \rightarrow 1$
 $v \rightarrow 1$


Problem III (Multiplexer, Demultiplexer)

- Show how two 2-to-1 multiplexers (with no added gates) could be connected to form a 3-to-1 MUX. Input selection should be as follows:
 - If $AB = 00$, select Input 0.
 - If $AB = 01$, select Input 1.
 - If $AB = 1-$ (B is a don't-care), select Input 2.
- Show how two 4-to-1 and one 2-to-1 multiplexers could be connected to form an 8-to-1 MUX with three control lines.





Select

$$\begin{aligned} A' &= 0 \\ \text{Select} &\hookrightarrow B \\ A &= 1 \\ F_2 & \end{aligned}$$




2)




Choose: 1 4-to-1 MUX

X_{3-0}



X_{3-0}

Another Mux




4-bit adder

Problem IV. (Adder):


- Draw the circuit diagram of a 16-bit adder built from 4-bit carry lookahead adders.
- Compute the overhead of the resulting circuit
- Write the VHDL code for a 4-bit ripple carry adder.

0 0 0 0

0 0 0 0



3. Compute the overhead of the resulting circuit.
Write the VHDL code for a 4-bit ripple carry adder.



2) Overhead of 2 adder

$$\frac{n^2}{2} + \frac{q_n}{2}$$


Overhead of result

$$4 \left(\frac{n^2}{2} + \frac{q_n}{2} \right)$$

3)

```
entity ripple_carry is
  constant n: integer := ...;
  signal X, Y, S, C : std_logic_vector (n-1 downto 0);
  signal OVL, CARRY_IN : Std_logic;
```

```
begin
  for i in 1 to n-1 loop
    S(i) <= X(i) xor Y(i) xor C(i-1);
    C(i) <= (X(i) and Y(i)) or (X(i) and C(i-1)) or (Y(i) and C(i-1));
  end loop;
  S(0) <= X(0) xor Y(0) xor CARRY_IN;
  C(0) <= (X(0) and Y(0)) or (X(0) and CARRY_IN) or (Y(0) and CARRY_IN);
  OVL <= C(n-1);
end ripple_carry;
```



X is std logic vector
in 3 dimensions