Independent 32b reg Hold Reg 32b

Independent 32b reg
Time Counter 32b

Sequential address block 5	Independent 32b reg	Sequential address block 6
Sampling Regs	Sampling Control Reg	Sampling Regs
b199 b0		b0 b199
8b 32b 32b 32b 32b 32b	32b	32b 32b 32b 32b 32b 8b

Independent 32b reg

32b Hold Reg

Independent 32b reg
32b Time Counter

	b400		Independent 32b reg Global Control Reg		b400	
WLs for upper clauses WLs for upper clauses WLs for RXOs (5b (4:0)	17b 43 32b	32b	32b	32b  Clauses x254	32b b54 32b	WLs for upper clauses
WLs for RXOs (5b (4:0)  WLs for lower clauses	32b 32b 32b 32b 32b	RXOs x200  Clauses x254		RXOs x200  Clauses x254	32b 32b 32b 32b 32b	WLs for RXOs (5b (4:0)
b0	32b 32b 32b 32b	Gladaca XZ3 T		Cidd3C3 X23 I	32b 32b 32b 32b b0	WES for lower clauses


Independent 32b reg
Bias Control Reg 32b

Note: Any non-32b register (ex 8b) is in reality what will be used even though the digital will support 32b. The remaing bits are X and do not need to be wired

## Registers

Name:	Size:	Access:	RESET:	Notes:
BL_LEFT<400:0>	401b	R/W	All 0	
WL_LEFT<543:0>	544b	R/W	See Sheet2	b287:261 are left floating in analog core
BL_RIGHT<400:0>	401b	R/W	All 0	
WL_RIGHT<543:0>	544b	R/W	See Sheet2	b287:261 are left floating in analog core
SMPL_DOUT_LEFT<199:0>	200b	R	NA	
SMPL_DOUIT_RIGHT<199:0>	200b	R	NA	
SMPL_TIME_LEFT<31:0>	32b	R	NA	
SMPL_TIME_RIGHT<31:0>	32b	R	NA	
GLBL_CTRL<31:0>	32b	R/W	See Sheet2	
SMPL_CTRL<31:0>	32b	R/W	See Sheet2	
BIAS_CTRL	32b	R/W		DELETED
HOLD_TIME_LEFT<31:0>	32b	R/W	All 1	
HOLD_TIME_RIGHT<31:0>	32b	R/W	All 1	
DIG_CLK	1b	NA	NA	Continous digital core clock shared to analog.
ERRb_LEFT	1b	NA	NA	Continous buffered out at 1.8V.
ERRb_RIGHT	1b	NA	NA	Continous buffered outr at 1.8V.
SMPL_DONE_LEFT	1b	R	NA	Goes to bit 0 of a 32b reg
SMPL_DONE_RIGHT	1b	R	NA	Goes to bit 0 of a 32b reg

Pads:	Count:
VDD	16
VSS	20
VREF_LEFT	1
VCM_LEFT	1
VREF_RIGHT	1
VCM_RIGHT	1
IBIAS_CMP	1
IBIAS_BLD_P	1
IBIAS_MAKE	1
IBIAS_BREAK	1
IBIAS_BLD_N	1
IBIAS_TIA	1



7 6 5 4 3 2 1 0	7 6 5 4 3 2 1 0	1 0
N_NO_ N_NO_ N_N_N_ TINI_ TINI_	TIA_EN BLD_N_EN BLD_P_EN  X X X	S_EN
X X II I A II A II A II A II A II A II	TIA CM X X X X	ַ ਹੋ ਹੋ

N <sub>.</sub>	N.
CLS	CLS