Todo list

more	3
How early can I make this repository public?	9
cite	12
cite	12
Reference and needs more	12
Move this into Project Management Chapter?	13
These are slightly different to the PID, is this OK?	13
Cite actual standards documents, not papers describing them.	14
Show github kanban board	15
Show gantt chart	15
This is project dependant (compiler/core). Should it be moved into their chapters?	17
Describe how github keeps automatic backups	17
Should sub-project stages be moved into their own chapter?	17
Should sub-project stages be moved into their own chapter?	17
more	19
Justify and explain sources of these deliverables - existing processors provide these etc	20
Describe the stages related to the processor design and how/why chosen	21
Also need a lower-level block diagram showing communication between components (ALU,	
decoder, etc.)	22
Remove? Latest update removes these registers - only Status register remains and isnt	
	23
More	24
more	25
This is a design consideration. Where to put design changes? here?	25
	26
Outdated. Change to reflect new pipelines varying time processes	27
	28
Not really DMIPS, more like MIPS. Describe why	29
	29
	30
Discuss if deliverable was achieved and how.	30
	32
Describe what AST is and how it represents things, and why chosen	33
	36
	38
· ·	39
<u> </u>	40
	41
	41
	43
	43
	43
	43
	44

Some are missing
Some are outdated
Wrong bits 53
How much of the PID should be re-written in the report?
OLD. New legal ethics section in main report. Tell?

Plymouth University

School of Computing, Electronics, and Mathematics

PRCO304
Final Stage Computing Project 2017/2018

BSc (Hons) Computer Science

Ben Lancaster

10424877

FPGA-based RISC Microprocessor and Compiler

FPGA-based RISC Microprocessor and Compiler (Rev. 3.10)

PRCO304 - Final Stage Computing Project

Ben Lancaster 10424877 May 11, 2018

Revision History

Table 1: Document revisions.

Date	Version	Changes
04/05/2018	3.10	Add section 3.8 Core Analysis to describe performance of the embedded processor.
04/05/2018	3.00	Add section Preface.
03/05/2018	2.90	Add acknowledgements and glossary.
20/04/2018	2.81	Add details of emulator and it's integration with unit testing.
30/03/2018	2.80	Add details of Argument Variables implementation.
30/03/2018	2.70	Add description of compiler function requirements.
30/03/2018	2.60	Add word count below TOC.
29/03/2018	2.50	Add chapter table of contents.
29/03/2018	2.40	Add section 3.7 Testing and Verification.
28/03/2018	2.30	Add section 4.3.7 Variables.
24/03/2018	2.20	Add section 4.3.8 PUSH and POP.
22/03/2018	2.10	Add section 4.3.5 AST Generation.
15/03/2018	2.00	Add section 4.3.3 Text Grammar.
11/03/2018	1.00	Initial section outline.

Acknowledgements

I would like to thank my project supervisors Nigel Barlow and Serge Thill for their support and guidance throughout this project.

I would also like to thank James Spalding (Spirent Communications) and firmware team for their encouragement, ideas, and industrial sponsorship supporting this final project.

I would also like to thank my parents who still have no idea what this project is about.

Abstract

This report describes a software and electronic development project to design, implement, and verify, a new embedded processor and architecture targeting small FPGA devices, and a high-level code compiler for generating executable code for the processor.

The embedded processor design targets smaller FPGA devices with fewer logic cells with the aim of removing the requirement for side-microprocessors in FPGA-based products by embedding this processor into the FPGA.

This report outlines the design decisions of the new embedded processor's instruction set architecture, register sets, and compiler. In addition, a high-level programming language is introduced that can be compiled into executable code for the embedded processor. Implementation details of the embedded processor and compiler is described, including pipelining, memory-management, codegeneration, and optimisations. Performance measurements of core and compiler are performed showing a speed of 10 DMIPS (Dhrystone million instructions per second) at 50 MHz with 0.2 IPC (instructions per clock).

Employed project management work-flows are described with their considerations and affect on the project.

more

A project post-mortem is performed to reflect on the achievements of the project with respect to the initial project objectives and to discuss further improvements to the project management, design, implementation, and verification, of the project.

Table of Contents

1.1 Introduction 11 1.2 Background 11 1.2.1 Current Implementations 11 1.2.2 Current Compiler Toolchains 12 1.3 Project Overview 13 1.3.1 Core Deliverables 13 1.3.2 Extended Deliverables 13 1.4 Legal and Ethical Considerations 14 1.4.1 Privacy 14 1.4.2 Fit for Purpose 14 1.4.3 Third-party Libraries 14 1.4.4 Generated Code 14 2 Project Management 15 2.1 Method of Approach 15 2.2 Time Management 15 2.3 Resources and Dependencies 15 2.4 Tools 17 2.4.1 Source Control 17 2.4.2 Document Control 17 2.5 Stages 17	Lis	List of Figures 6			
1.1 Introduction 11 1.2 Background 11 1.2.1 Current Implementations 11 1.2.2 Current Compiler Toolchains 12 1.3 Project Overview 13 1.3.1 Core Deliverables 13 1.3.2 Extended Deliverables 13 1.4 Legal and Ethical Considerations 14 1.4.1 Privacy 14 1.4.2 Fit for Purpose 14 1.4.3 Third-party Libraries 14 1.4.4 Generated Code 14 2 Project Management 15 2.1 Method of Approach 15 2.2 Time Management 15 2.3 Resources and Dependencies 15 2.4 Tools 17 2.4.1 Source Control 17 2.4.2 Document Control 17 2.5 Stages 17 3 PRCO304 Processor Design 19 3.1 Introduction 19 3.2.1 Core Deliverables 20 3.2.2 Extended Deliverables 20 3.2.3 Project Management 20 3.2.1 General Purpose Registers 22 3.4 Registers 22	Lis	st of	Tables	8	
1.2 Background 11 1.2.1 Current Implementations 11 1.2.2 Current Compiler Toolchains 12 1.3 Project Overview 13 1.3.1 Core Deliverables 13 1.3.2 Extended Deliverables 13 1.4 Legal and Ethical Considerations 14 1.4.1 Privacy 14 1.4.2 Fit for Purpose 14 1.4.3 Third-party Libraries 14 1.4.4 Generated Code 14 2 Project Management 15 2.1 Method of Approach 15 2.2 Time Management 15 2.3 Resources and Dependencies 15 2.4 Tools 17 2.4.1 Source Control 17 2.4.2 Document Control 17 2.5 Stages 17 3 PRC0304 Processor Design 19 3.1 Introduction 19 3.2.1 Core Deliverables 20 3.2.2 Extended Deliverables 20 3.2.3 Project Management 20 3.2.1 General Purpose Registers 22 3.4.1 General Purpose Registers 22 3.4.2 Special Registers 22 <th>1</th> <th>Emb</th> <th>• • • • • • • • • • • • • • • • • • •</th> <th></th>	1	Emb	• • • • • • • • • • • • • • • • • • •		
1.2.1 Current Implementations 11 1.2.2 Current Compiler Toolchains 12 1.3 Project Overview 13 1.3.1 Core Deliverables 13 1.3.2 Extended Deliverables 13 1.4 Legal and Ethical Considerations 14 1.4.1 Privacy 14 1.4.2 Fit for Purpose 14 1.4.3 Third-party Libraries 14 1.4.4 Generated Code 14 2 Project Management 15 2.1 Method of Approach 15 2.2 Time Management 15 2.3 Resources and Dependencies 15 2.4 Tools 17 2.4.1 Source Control 17 2.5 Stages 17 3 PRCO304 Processor Design 19 3.1 Introduction 19 3.2.1 Core Deliverables 20 3.2.2 Extended Deliverables 20 3.2.1 Core Deliverables 20 3.2.2 Extended Deliverables 20 3.2.3 Project Management 20 3.2.1 General Purpose Registers 22 3.4.1 General Purpose Registers 22 3.5.1 Instruction Set Architec		1.1	Introduction	11	
1.2.2 Current Compiler Toolchains 12 1.3 Project Overview 13 1.3.1 Core Deliverables 13 1.3.2 Extended Deliverables 13 1.4 Legal and Ethical Considerations 14 1.4.1 Privacy 14 1.4.2 Fit for Purpose 14 1.4.3 Third-party Libraries 14 1.4.4 Generated Code 14 2 Project Management 15 2.1 Method of Approach 15 2.2 Time Management 15 2.3 Resources and Dependencies 15 2.4 Tools 17 2.4.2 Document Control 17 2.4.2 Document Control 17 2.5 Stages 17 3 PRCO304 Processor Design 19 3.1 Introduction 19 3.2 Project Management 20 3.2.1 Core Deliverables 20 3.2.2 Extended Deliverables 20 3.2.3 Project Stages 20 3.3 High Level Design 22 3.4.2 Special Registers 22 3.5.1 Instruction Set Architecture 24 3.5.2 Instructions 24		1.2	Background	11	
1.3. Project Overview 13 1.3.1 Core Deliverables 13 1.3.2 Extended Deliverables 13 1.4 Legal and Ethical Considerations 14 1.4.1 Privacy 14 1.4.2 Fit for Purpose 14 1.4.3 Third-party Libraries 14 1.4.4 Generated Code 14 2 Project Management 15 2.1 Method of Approach 15 2.2 Time Management 15 2.3 Resources and Dependencies 15 2.4 Tools 17 2.4.2 Document Control 17 2.4.2 Document Control 17 2.4.2 Document Control 17 3.2 Project Management 20 3.2.1 Core Deliverables 20 3.2.2 Extended Deliverables 20 3.2.3 Project Stages 20 3.3 High Level Design 22 3.4 Registers 22 3.5.1 Instruction Set Architecture 24 3.5.2 Instruction Set Architecture 24 3.5.3 Conditional Branching 25 3.5.4 Design Considerations 25			1.2.1 Current Implementations	11	
1.3.1 Core Deliverables 13 1.3.2 Extended Deliverables 13 1.4 Legal and Ethical Considerations 14 1.4.1 Privacy 14 1.4.2 Fit for Purpose 14 1.4.3 Third-party Libraries 14 1.4.4 Generated Code 14 2 Project Management 15 2.1 Method of Approach 15 2.2 Time Management 15 2.3 Resources and Dependencies 15 2.4 Tools 17 2.4.1 Source Control 17 2.4.2 Document Control 17 2.5 Stages 17 3 PRCO304 Processor Design 19 3.1 Introduction 19 3.2 Project Management 20 3.2.1 Core Deliverables 20 3.2.2 Extended Deliverables 20 3.2.3 Project Stages 20 3.3 High Level Design 22 3.4.1 General Purpose Registers 22 3.4.2 Special Registers 23 3.5 Instruction Set Architecture 24 3.5.1 Instruction Types 24 3.5.2 Instructions 25			1.2.2 Current Compiler Toolchains	12	
1.3.2 Extended Deliverables 13 1.4 Legal and Ethical Considerations 14 1.4.1 Privacy 14 1.4.2 Fit for Purpose 14 1.4.3 Third-party Libraries 14 1.4.4 Generated Code 14 2 Project Management 15 2.1 Method of Approach 15 2.2 Time Management 15 2.3 Resources and Dependencies 15 2.4 Tools 17 2.4.1 Source Control 17 2.4.2 Document Control 17 2.5 Stages 17 3 PRCO304 Processor Design 19 3.1 Introduction 19 3.2 Project Management 20 3.2.1 Core Deliverables 20 3.2.2 Extended Deliverables 20 3.2.3 Project Stages 20 3.4 Registers 22 3.4.1 General Purpose Registers 22 3.4.2 Special Registers 23 3.5 Instruction Set Architecture 24 3.5.1 Instructions 24 3.5.2 Instructions 24 3.5.4 Design Considerations 25		1.3	Project Overview	13	
1.4. Legal and Ethical Considerations 14 1.4.1 Privacy 14 1.4.2 Fit for Purpose 14 1.4.3 Third-party Libraries 14 1.4.4 Generated Code 14 2 Project Management 15 2.1 Method of Approach 15 2.2 Time Management 15 2.3 Resources and Dependencies 15 2.4 Tools 17 2.4.1 Source Control 17 2.4.2 Document Control 17 2.5 Stages 17 3 PRCO304 Processor Design 19 3.1 Introduction 19 3.2 Project Management 20 3.2.1 Core Deliverables 20 3.2.2 Extended Deliverables 20 3.2.3 Project Stages 20 3.4 Registers 22 3.4.1 General Purpose Registers 22 3.4.2 Special Registers 23 3.5 Instruction Set Architecture 24 3.5.1 Instruction Types 24 3.5.2 Instructions 24 3.5.3 Conditional Branching 25 3.5.4 Design Considerations 25 <td></td> <td></td> <td>1.3.1 Core Deliverables</td> <td>13</td>			1.3.1 Core Deliverables	13	
1.4.1 Privacy 14 1.4.2 Fit for Purpose 14 1.4.3 Third-party Libraries 14 1.4.4 Generated Code 14 2 Project Management 15 2.1 Method of Approach 15 2.2 Time Management 15 2.3 Resources and Dependencies 15 2.4 Tools 17 2.4.1 Source Control 17 2.4.2 Document Control 17 2.5 Stages 17 3 PRCO304 Processor Design 19 3.1 Introduction 19 3.2 Project Management 20 3.2.1 Core Deliverables 20 3.2.2 Extended Deliverables 20 3.2.3 Project Stages 20 3.4 Registers 22 3.4.1 General Purpose Registers 22 3.4.2 Special Registers 23 3.5 Instruction Set Architecture 24 3.5.1 Instruction Types 24 3.5.2 Instructions 24 3.5.3 Conditional Branching 25 3.5.4 Design Considerations 25			1.3.2 Extended Deliverables	13	
1.4.1 Privacy 14 1.4.2 Fit for Purpose 14 1.4.3 Third-party Libraries 14 1.4.4 Generated Code 14 2 Project Management 15 2.1 Method of Approach 15 2.2 Time Management 15 2.3 Resources and Dependencies 15 2.4 Tools 17 2.4.1 Source Control 17 2.4.2 Document Control 17 2.5 Stages 17 3 PRCO304 Processor Design 19 3.1 Introduction 19 3.2 Project Management 20 3.2.1 Core Deliverables 20 3.2.2 Extended Deliverables 20 3.2.3 Project Stages 20 3.4 Registers 22 3.4.1 General Purpose Registers 22 3.4.2 Special Registers 23 3.5 Instruction Set Architecture 24 3.5.1 Instruction Types 24 3.5.2 Instructions 24 3.5.3 Conditional Branching 25 3.5.4 Design Considerations 25		1.4	Legal and Ethical Considerations	14	
1.4.2 Fit for Purpose 14 1.4.3 Third-party Libraries 14 1.4.4 Generated Code 14 2 Project Management 15 2.1 Method of Approach 15 2.2 Time Management 15 2.3 Resources and Dependencies 15 2.4 Tools 17 2.4.1 Source Control 17 2.4.2 Document Control 17 2.5 Stages 17 3 PRCO304 Processor Design 19 3.1 Introduction 19 3.2 Project Management 20 3.2.1 Core Deliverables 20 3.2.2 Extended Deliverables 20 3.2.3 Project Stages 20 3.4 Registers 22 3.4.1 General Purpose Registers 22 3.4.2 Special Registers 23 3.5.1 Instruction Set Architecture 24 3.5.2 Instruction Types 24 3.5.3 Conditional Branching 25 3.5.4 Design Considerations 25 2.5 Design Considerations 25			-	14	
1.4.3 Third-party Libraries 14 1.4.4 Generated Code 14 2 Project Management 15 2.1 Method of Approach 15 2.2 Time Management 15 2.3 Resources and Dependencies 15 2.4 Tools 17 2.4.1 Source Control 17 2.4.2 Document Control 17 2.5 Stages 17 3 PRCO304 Processor Design 19 3.1 Introduction 19 3.2 Project Management 20 3.2.1 Core Deliverables 20 3.2.2 Extended Deliverables 20 3.2.3 Project Stages 20 3.4 Registers 20 3.4.1 General Purpose Registers 22 3.4.2 Special Registers 22 3.5.1 Instruction Set Architecture 24 3.5.2 Instructions 24 3.5.3 Conditional Branching 25 3.5.4 Design Considerations 25			·	14	
1.4.4 Generated Code 14 2 Project Management 15 2.1 Method of Approach 15 2.2 Time Management 15 2.3 Resources and Dependencies 15 2.4 Tools 17 2.4.1 Source Control 17 2.4.2 Document Control 17 2.5 Stages 17 3 PRC0304 Processor Design 19 3.1 Introduction 19 3.2 Project Management 20 3.2.1 Core Deliverables 20 3.2.2 Extended Deliverables 20 3.2.3 Project Stages 20 3.4 Registers 22 3.4.1 General Purpose Registers 22 3.4.2 Special Registers 22 3.5.1 Instruction Set Architecture 24 3.5.2 Instructions 24 3.5.2 Instructions 24 3.5.3 Conditional Branching 25 3.5.4 Design Considerations 25			·	14	
2.1 Method of Approach 15 2.2 Time Management 15 2.3 Resources and Dependencies 15 2.4 Tools 17 2.4.1 Source Control 17 2.4.2 Document Control 17 2.5 Stages 17 3 PRCO304 Processor Design 19 3.1 Introduction 19 3.2 Project Management 20 3.2.1 Core Deliverables 20 3.2.2 Extended Deliverables 20 3.2.3 Project Stages 20 3.3 High Level Design 22 3.4.1 General Purpose Registers 22 3.4.2 Special Registers 22 3.4.2 Special Registers 23 3.5.1 Instruction Set Architecture 24 3.5.2 Instructions 24 3.5.3 Conditional Branching 25 3.5.4 Design Considerations 25			' '		
2.1 Method of Approach 15 2.2 Time Management 15 2.3 Resources and Dependencies 15 2.4 Tools 17 2.4.1 Source Control 17 2.4.2 Document Control 17 2.5 Stages 17 3 PRCO304 Processor Design 19 3.1 Introduction 19 3.2 Project Management 20 3.2.1 Core Deliverables 20 3.2.2 Extended Deliverables 20 3.2.3 Project Stages 20 3.3 High Level Design 22 3.4.1 General Purpose Registers 22 3.4.2 Special Registers 22 3.4.2 Special Registers 23 3.5.1 Instruction Set Architecture 24 3.5.2 Instructions 24 3.5.3 Conditional Branching 25 3.5.4 Design Considerations 25	2	Droi	ioot Managamant	15	
2.2 Time Management 15 2.3 Resources and Dependencies 15 2.4 Tools 17 2.4.1 Source Control 17 2.4.2 Document Control 17 2.5 Stages 17 3 PRC0304 Processor Design 19 3.1 Introduction 19 3.2 Project Management 20 3.2.1 Core Deliverables 20 3.2.2 Extended Deliverables 20 3.2.3 Project Stages 20 3.3 High Level Design 22 3.4.1 General Purpose Registers 22 3.4.2 Special Registers 22 3.4.2 Special Registers 23 3.5 Instruction Set Architecture 24 3.5.1 Instruction Types 24 3.5.2 Instructions 24 3.5.3 Conditional Branching 25 3.5.4 Design Considerations 25	_	-		_	
2.3 Resources and Dependencies 15 2.4 Tools 17 2.4.1 Source Control 17 2.4.2 Document Control 17 2.5 Stages 17 3 PRCO304 Processor Design 19 3.1 Introduction 19 3.2 Project Management 20 3.2.1 Core Deliverables 20 3.2.2 Extended Deliverables 20 3.2.3 Project Stages 20 3.3 High Level Design 22 3.4.1 General Purpose Registers 22 3.4.2 Special Registers 22 3.4.2 Special Registers 23 3.5.1 Instruction Set Architecture 24 3.5.2 Instructions 24 3.5.3 Conditional Branching 25 3.5.4 Design Considerations 25			• • • • • • • • • • • • • • • • • • • •		
2.4 Tools 17 2.4.1 Source Control 17 2.4.2 Document Control 17 2.5 Stages 17 3 PRCO304 Processor Design 19 3.1 Introduction 19 3.2 Project Management 20 3.2.1 Core Deliverables 20 3.2.2 Extended Deliverables 20 3.2.3 Project Stages 20 3.3 High Level Design 22 3.4 Registers 22 3.4.1 General Purpose Registers 22 3.4.2 Special Registers 23 3.5 Instruction Set Architecture 24 3.5.1 Instruction Types 24 3.5.2 Instructions 24 3.5.3 Conditional Branching 25 3.5.4 Design Considerations 25					
2.4.1 Source Control 17 2.4.2 Document Control 17 2.5 Stages 17 3 PRCO304 Processor Design 19 3.1 Introduction 19 3.2 Project Management 20 3.2.1 Core Deliverables 20 3.2.2 Extended Deliverables 20 3.2.3 Project Stages 20 3.3 High Level Design 22 3.4 Registers 22 3.4.1 General Purpose Registers 22 3.4.2 Special Registers 23 3.5 Instruction Set Architecture 24 3.5.1 Instruction Types 24 3.5.2 Instructions 24 3.5.3 Conditional Branching 25 3.5.4 Design Considerations 25			•		
2.4.2 Document Control 17 2.5 Stages 17 3 PRCO304 Processor Design 19 3.1 Introduction 19 3.2 Project Management 20 3.2.1 Core Deliverables 20 3.2.2 Extended Deliverables 20 3.2.3 Project Stages 20 3.4 High Level Design 22 3.4 Registers 22 3.4.1 General Purpose Registers 22 3.4.2 Special Registers 23 3.5 Instruction Set Architecture 24 3.5.1 Instruction Types 24 3.5.2 Instructions 24 3.5.3 Conditional Branching 25 3.5.4 Design Considerations 25		2.4			
2.5 Stages 17 3 PRCO304 Processor Design 19 3.1 Introduction 19 3.2 Project Management 20 3.2.1 Core Deliverables 20 3.2.2 Extended Deliverables 20 3.2.3 Project Stages 20 3.4 High Level Design 22 3.4 Registers 22 3.4.1 General Purpose Registers 22 3.4.2 Special Registers 23 3.5 Instruction Set Architecture 24 3.5.1 Instruction Types 24 3.5.2 Instructions 24 3.5.3 Conditional Branching 25 3.5.4 Design Considerations 25					
3 PRCO304 Processor Design 3.1 Introduction 19 3.2 Project Management 20 3.2.1 Core Deliverables 20 3.2.2 Extended Deliverables 20 3.2.3 Project Stages 20 3.3 High Level Design 22 3.4 Registers 22 3.4.1 General Purpose Registers 22 3.4.2 Special Registers 23 3.5 Instruction Set Architecture 24 3.5.1 Instruction Types 24 3.5.2 Instructions 24 3.5.3 Conditional Branching 25 3.5.4 Design Considerations 25					
3.1 Introduction 19 3.2 Project Management 20 3.2.1 Core Deliverables 20 3.2.2 Extended Deliverables 20 3.2.3 Project Stages 20 3.4 High Level Design 22 3.4 Registers 22 3.4.1 General Purpose Registers 22 3.4.2 Special Registers 23 3.5 Instruction Set Architecture 24 3.5.1 Instruction Types 24 3.5.2 Instructions 24 3.5.3 Conditional Branching 25 3.5.4 Design Considerations 25		2.5	Stages	17	
3.2 Project Management 20 3.2.1 Core Deliverables 20 3.2.2 Extended Deliverables 20 3.2.3 Project Stages 20 3.3 High Level Design 22 3.4 Registers 22 3.4.1 General Purpose Registers 22 3.4.2 Special Registers 23 3.5 Instruction Set Architecture 24 3.5.1 Instruction Types 24 3.5.2 Instructions 24 3.5.3 Conditional Branching 25 3.5.4 Design Considerations 25	3	PRC		_	
3.2.1 Core Deliverables 20 3.2.2 Extended Deliverables 20 3.2.3 Project Stages 20 3.3 High Level Design 22 3.4 Registers 22 3.4.1 General Purpose Registers 22 3.4.2 Special Registers 23 3.5 Instruction Set Architecture 24 3.5.1 Instruction Types 24 3.5.2 Instructions 24 3.5.3 Conditional Branching 25 3.5.4 Design Considerations 25		3.1		19	
3.2.2 Extended Deliverables 20 3.2.3 Project Stages 20 3.3 High Level Design 22 3.4 Registers 22 3.4.1 General Purpose Registers 22 3.4.2 Special Registers 23 3.5 Instruction Set Architecture 24 3.5.1 Instruction Types 24 3.5.2 Instructions 24 3.5.3 Conditional Branching 25 3.5.4 Design Considerations 25		3.2	Project Management	20	
3.2.3 Project Stages 20 3.3 High Level Design 22 3.4 Registers 22 3.4.1 General Purpose Registers 22 3.4.2 Special Registers 23 3.5 Instruction Set Architecture 24 3.5.1 Instruction Types 24 3.5.2 Instructions 24 3.5.3 Conditional Branching 25 3.5.4 Design Considerations 25				20	
3.3 High Level Design 22 3.4 Registers 22 3.4.1 General Purpose Registers 22 3.4.2 Special Registers 23 3.5 Instruction Set Architecture 24 3.5.1 Instruction Types 24 3.5.2 Instructions 24 3.5.3 Conditional Branching 25 3.5.4 Design Considerations 25			3.2.2 Extended Deliverables	20	
3.4 Registers 22 3.4.1 General Purpose Registers 22 3.4.2 Special Registers 23 3.5 Instruction Set Architecture 24 3.5.1 Instruction Types 24 3.5.2 Instructions 24 3.5.3 Conditional Branching 25 3.5.4 Design Considerations 25			3.2.3 Project Stages	20	
3.4.1 General Purpose Registers 22 3.4.2 Special Registers 23 3.5 Instruction Set Architecture 24 3.5.1 Instruction Types 24 3.5.2 Instructions 24 3.5.3 Conditional Branching 25 3.5.4 Design Considerations 25		3.3	High Level Design	22	
3.4.2 Special Registers 23 3.5 Instruction Set Architecture 24 3.5.1 Instruction Types 24 3.5.2 Instructions 24 3.5.3 Conditional Branching 25 3.5.4 Design Considerations 25		3.4	Registers	22	
3.4.2 Special Registers 23 3.5 Instruction Set Architecture 24 3.5.1 Instruction Types 24 3.5.2 Instructions 24 3.5.3 Conditional Branching 25 3.5.4 Design Considerations 25			3.4.1 General Purpose Registers	22	
3.5 Instruction Set Architecture 24 3.5.1 Instruction Types 24 3.5.2 Instructions 24 3.5.3 Conditional Branching 25 3.5.4 Design Considerations 25			· · ·	23	
3.5.1 Instruction Types 24 3.5.2 Instructions 24 3.5.3 Conditional Branching 25 3.5.4 Design Considerations 25		3.5	•	24	
3.5.2Instructions243.5.3Conditional Branching253.5.4Design Considerations25				24	
3.5.3 Conditional Branching			71		
3.5.4 Design Considerations					
			•		
		3.6			

	3.73.83.9	Testing and Verification Core Analysis 3.8.1 Performance Sub-project Review 3.9.1 Project Deliverables 3.9.2 Extended Deliverables	27 29 29 30 30 30
4	PRO	O304 Compiler	31
	4.1	Introduction	31
	4.2	Project Management	31
		4.2.1 Functional Requirements	31
	4.3	Implementation	32
		4.3.1 Compiler Architecture	32
		4.3.2 Program Operation	32
		4.3.3 Text Grammar	32
		4.3.4 Text Parser	33
		4.3.5 AST Generation	33
		4.3.6 Optimisation	34
		4.3.7 Code Generation	36
		4.3.8 PUSH and POP	38
	4.4	Assembling	38
	4.4	<u> </u>	38
			39
	4 E		39
	4.5	Testing and Verification	39 41
	4.6	Sub-project Review	
		4.6.1 Core Deliverables	41
		4.6.2 Extended Deliverables	41
5	Pos	-Project	43
	5.1	Project Post-mortem	43
	_	5.1.1 Project Objectives	43
		5.1.2 Development Process	43
		·	_
		5.1.3 Personal Contributions	43
	5.2	5.1.3 Personal Contributions	43 43
	5.2	5.1.3 Personal Contributions	43 43
6			
6 7	Refe	Conclusion	43
	Refe	Conclusion	43 44
	Refe	Conclusion	43 44 45
	Refe	Conclusion	43 44 45 45
	Refe	Conclusion	43 44 45 45
	Refe	Conclusion	43 44 45 45 45 45
	Refe	Conclusion rences endices Appendix X. Existing Embedded Processor Comparison Appendix A. User Guides 7.2.1 PRCO304 Core Reference Guide 7.2.2 PRCO304 Compiler Reference Guide 7.2.3 PRCO304 Emulator Reference Guide	43 44 45 45 45 46
	Refe	Conclusion rences endices Appendix X. Existing Embedded Processor Comparison Appendix A. User Guides 7.2.1 PRCO304 Core Reference Guide 7.2.2 PRCO304 Compiler Reference Guide 7.2.3 PRCO304 Emulator Reference Guide 7.2.4 PRCO304 Compiler Continuous Integration Tests	43 44 45 45 45 46 46 50
	Refe	Conclusion rences Appendix X. Existing Embedded Processor Comparison Appendix A. User Guides 7.2.1 PRCO304 Core Reference Guide 7.2.2 PRCO304 Compiler Reference Guide 7.2.3 PRCO304 Emulator Reference Guide 7.2.4 PRCO304 Compiler Continuous Integration Tests 7.2.5 PRCO304 Processor Instruction Set Architecture	43 44 45 45 45 46 46
	App 7.1 7.2	Conclusion rences Appendix X. Existing Embedded Processor Comparison Appendix A. User Guides 7.2.1 PRCO304 Core Reference Guide 7.2.2 PRCO304 Compiler Reference Guide 7.2.3 PRCO304 Emulator Reference Guide 7.2.4 PRCO304 Compiler Continuous Integration Tests 7.2.5 PRCO304 Processor Instruction Set Architecture Appendix B. Project Management Artefacts	43 44 45 45 45 46 46 50 51
	App 7.1 7.2	Conclusion rences Pendices Appendix X. Existing Embedded Processor Comparison Appendix A. User Guides 7.2.1 PRCO304 Core Reference Guide 7.2.2 PRCO304 Compiler Reference Guide 7.2.3 PRCO304 Emulator Reference Guide 7.2.4 PRCO304 Compiler Continuous Integration Tests 7.2.5 PRCO304 Processor Instruction Set Architecture Appendix B. Project Management Artefacts 7.3.1 Project Initiation Document	43 44 45 45 45 46 50 51 55
	App 7.1 7.2	Conclusion rences Appendix X. Existing Embedded Processor Comparison Appendix A. User Guides 7.2.1 PRCO304 Core Reference Guide 7.2.2 PRCO304 Compiler Reference Guide 7.2.3 PRCO304 Emulator Reference Guide 7.2.4 PRCO304 Compiler Continuous Integration Tests 7.2.5 PRCO304 Processor Instruction Set Architecture Appendix B. Project Management Artefacts 7.3.1 Project Initiation Document 7.3.2 Highlight Reports	43 44 45 45 45 46 50 51 55 61
	App 7.1 7.2	rences Pendices Appendix X. Existing Embedded Processor Comparison Appendix A. User Guides 7.2.1 PRCO304 Core Reference Guide 7.2.2 PRCO304 Compiler Reference Guide 7.2.3 PRCO304 Emulator Reference Guide 7.2.4 PRCO304 Compiler Continuous Integration Tests 7.2.5 PRCO304 Processor Instruction Set Architecture Appendix B. Project Management Artefacts 7.3.1 Project Initiation Document 7.3.2 Highlight Reports 7.3.3 Project Management Kanban Board	43 44 45 45 45 46 46 50 51 55 61 71
	App 7.1 7.2	Conclusion rences Appendix X. Existing Embedded Processor Comparison Appendix A. User Guides 7.2.1 PRCO304 Core Reference Guide 7.2.2 PRCO304 Compiler Reference Guide 7.2.3 PRCO304 Emulator Reference Guide 7.2.4 PRCO304 Compiler Continuous Integration Tests 7.2.5 PRCO304 Processor Instruction Set Architecture Appendix B. Project Management Artefacts 7.3.1 Project Initiation Document 7.3.2 Highlight Reports	43 44 45 45 45 46 50 51 55 61

List of Figures

1	Xilinx Spartan-II FPGA layout [1]	10
1.1	The MicroBlaze Configuration Wizard, showing options for clock frequency, memory sizes, UART, GPIO, interrupts, and more. Source: https://embeddedmicro.com/blogs/tutorials/embedded-processors	12
2.1 2.2	Scarab Hardware MiniSpartan6+ board layout	16 16
3.1 3.2 3.3 3.4	PRCO304 processor block diagram showing	22 26 27 28
4.1 4.2	BNF definition for the input programming language	33
4.3	to it's prototype, body, exit statement, and a list of local variables. (ast.h:63) UML class diagram showing the AST structures and their connections. The struct ast_structure is a top level structure that contains pointers to specific AST items (such as ast_func and ast_lvar). It is a self-referencing structure and can be iterated over in a linked-list using it's *next property using the provided macro: list_for_each(). It can be thought as a generic header for each AST type allowing it to be passed as a	
4.4	void* and still identified through it's enum ast_type type parameter	34 35
4.4	Example of an expression the optimiser cannot identify as constant.	35
4.6	AST transformation performed by Constant Folding.	35
4.7	Disassembly of the output machine code for the high-level code (4.15)	36
4.8	Input high-level code showing 3 variable declarations and references	36
4.9 4.10	Example machine code generation for local variables	36
4.11	($arch/template_impl.c:628$)	37
	string	37
	Input high-level code showing a string variable declaration.	37
	Example machine code generation for string variables	37
	C function to calculate the length of a string and print to console	37
4.15	Equivalent function to print the length of a string to UART in the PRCO304 program-	37
116	ming language	37 37
	PUSH emulation. The Stack Pointer is subtracted the amount to store on the stack (1	
	word), followed by storing the destination register (rd) at the new Stack Pointer	38

4.18	POP emulation. The value pointed to by the Stack Pointer is loaded in the destination register (<i>rd</i>), followed by incrementing the Stack Pointer the size of the data type (1	
	word)	38
4.19	PUSH and POP emulation functions used by the PRCO304 compiler (arch/prco_impl.c:25 Example of use: cg_push_prco(Ax) to push register Ax to the stack; cg_pop_prco(Ax)	5).
	to pop stack into Ax	38
4.20	PRCO304 memory layout	38
7.2	Project Kanban board showing the status of different tasks of the project, processor core, and compiler. In addition, their requirements are shown (<i>core-deliverable</i> and <i>extended-deliv</i>), their task status (open, closed, merged), and who is assigned to each task. This kanban board can viewed at: https://github.com/bendl/prco304/	
	projects/1	71
7.3	PRCO304 compiler Functional requirements and their technical implementation requirements. This diagram shows the technical implementation dependencies of each	
	feature required by the compiler	72
7.4	UML sequence diagram for the PRCO304 compiler	73

List of Tables

1	Document revisions	1
3.1	General purpose registers.	22
	Special registers	
	Status Register breakdown	
3.4	The 3 instruction format types used by the PRCO304 processor	24
3.5	All PRCO304 processor instructions and their semantics	24
3.6	Conditional jump immediate bits	25
4.1	Compiler Core Deliverables Review	41
	Compiler Extended Deliverables Review	
7.1	Comparison of existing processor architectures	45
	Conditional jump immediate bits	
7.3	Initial Project Plan time breakdown *Expected time. Shaded stages are time varying	-
	periods for bug fixing.	58
7.4	Initial Quality Plan	

Word Count

Words count: 6984

Sources

GitHub (with git repository metadata)

https://github.com/bendl/prco304

OneDrive (raw files)

https://liveplymouthac-my.sharepoint.com/:f:/g/personal/ben_lancaster_students_plymouth_ac_uk/EmzpOaOZhyZIvDhGLSUQC8oBbRX5iO6Ujwe81TUa1VlV-A?e=Ndd677

can I make this repository public?

How early

Glossary

SoC System on Chip

FPGA Field-programmable Gate Array

ASIC Application-specific integrated circuit

RISC Reduced instruction set computer

ISA Instruction set architecture

Pipeline The control and transfer of data in a system

RTL Register-transfer level

HDL Hardware description language

Synthesis A process of transforming HDL into RTL

Assembler A process of transforming a higher representation of code into a machine executable format

AST Abstract Syntax Tree

SSA Static Single Assignment

IR Intermediate representation

Opcode Bits of an instruction indicating the type of operation

Operand A parameter or part of an instruction

Imm8 8-bit immediate value

Simm5 5-bit signed immediate value

CMake A cross-platform project generator

Preface

This report discusses the design, implementation, and verification, of an FPGA-based embedded processor (PRCO304 processor) and compiler.




Figure 1: Xilinx Spartan-II FPGA layout [1].

A field-programmable gate array (FPGA) is a reprogrammable logic device that enables digital electronic designs to be realised and executed on-chip. FPGAs utilise configurable logic blocks (CLB) that can be configured to emulate primitive gates. Connecting these primitive gates with others allows the engineer to realise complex logic such as combinational gates, multiplexers, and lookup-tables. Modern FPGA devices also include components such as block-RAMs, DLLs, and DSP blocks.

The embedded processor will be designed using the Verilog hardware description language (HDL). A HDL can be thought of as a front-end to a software compiler. Other HDL front-ends exist such as VHDL. The HDL is synthesised into an retargetable intermediate form consisting of nets - a form describing the gates, flip-flops, and their interconnections. After this synthesis takes place, the intermediate net list form is transformed into implementation specific forms. As this processor is designed for FGPA implementation, processes such as "place and route" are utilised to map the net list to physical resources on the FPGA. Different processes are performed for difference implementations, such as for ASICs and CPLDs.

Chapter 1

Embedded Processors and Compilers

1.1	Introduction	11
1.2	Background	11
	1.2.1 Current Implementations	11
	1.2.2 Current Compiler Toolchains	12
1.3	Project Overview	13
	1.3.1 Core Deliverables	13
	1.3.2 Extended Deliverables	13
1.4	Legal and Ethical Considerations	14
	1.4.1 Privacy	14
	1.4.2 Fit for Purpose	14
	1.4.3 Third-party Libraries	14
	1.4.4. Generated Code	14

1.1 Introduction

Modern computing and electronics equipment, like function generators, oscilloscopes, and spectrum analysers, use FPGAs to implement their compute intensive logic. These FPGAs are often accompanied by a small, low-cost, microprocessor to supervise and provide interfaces to external peripherals.

The aim of this project is to implement this side-microprocessor into the FPGA to save on BOM costs, PCB space, and power costs, which contribute to higher development and product costs. While savings can be made by the lack of side microprocessor, the product may need a larger FPGA to accommodate the embedded microprocessor. The project will produce a small, soft-core, CPU design and compiler. Although there is no direct client in this project, I believe this project will produce an attractive product for FPGA-based product designers wishing to employ an embedded processor solution.

1.2 Background

1.2.1 Current Implementations

There exists many commercial and open-source embedded processors, each providing different features and specialities such as digital signal processing, analogue components, instruction set architectures, and interfaces.

Popular embedded processors include:

• Xilinx MicroBlaze [2]. MicroBlaze features a 32-bit big-endian RISC architecture targeting FPGA devices.

The processor's instruction set contains over 100 instructions, covering traditional RISC operations such as arithmetic (ADD), comparison (CMP), floating point operations (FADD), bitwise

Ben Lancaster 10424877

(XOR), memory operations (LW, SW). Interestingly, the processor allows full control of the program counter, and provides multiple instructions for controlling it.

MicroBlaze features 32 32-bit general purpose registers similar to other RISC architectures (ARMv8-A) with 32 32-bit general purpose registers). The high register count allows for storing of more values over the lifetime of programs, increasing performance by reducing timely memory operations.

The processor can included in FPGA designs using a graphical configuration tool, the MicroB-laze Configuration Wizard. This allows the designer to customise the features and implementation of the processor in their design. Designers can choose to integrate: commercial interface features, such as PCI Express interfaces; additional functionality, such as memory management units and floating point units; and performance features, such as instruction caching, and hardware multipliers/dividers.




Figure 1.1: The MicroBlaze Configuration Wizard, showing options for clock frequency, memory sizes, UART, GPIO, interrupts, and more. Source: https://embeddedmicro.com/blogs/tutorials/embedded-processors

- ARM Cortex-A9 MPCore [3]. The Cortex-A9 implements ARM's 32-bit Thumb-2 RISC instruction set. This architecture supports 15 32-bit registers, half of what MicroBlaze supports.
 - In addition to FPGA-based implementation, the Cortex-A9 is also designed for silicon based SoC designs. The processor is implemented in many commercial SoC products such as Broadcom's BCM11311, STMicroelectronics' SPEAr1310, and Apple's A5 mobile chip.
- Xilinx PicoBlaze [4]. PicoBlaze is an 8-bit RISC embedded microcontroller, designed by Ken Chapman [5], originally named KCPSM ("Ken Chapman's Programmable State Machine") [6].

An important characteristic of the PicoBlaze embedded processor is that it only requires a minimum of 26 FPGA slices, meaning that implementation on a Spartan-6 (XC6SLX9) FPGA that has 1430 slices, where each consists of 4-LUTs and 8 Flip Flops [7], results in only 1.8% of the resources being used, allowing for more complex logic to be bundled alongside the processor. This low resource requirement is a key characteristic that designers use when considering embedded processors and will be considered in the design of the new embedded processor.

1.2.2 Current Compiler Toolchains

cite

cite

Reference and needs more

1.3 Project Overview

This project concerns the design, implementation, verification, and management of a new embedded processor architecture and compiler.

This primary aim of this project is to improve my knowledge and experience in embedded processors, SoC design, computer architecture, and compilers. To do this, I will design an efficient and cost-saving alternative for board and hardware product designers utilising side-microprocessors by designing, implementing, and demonstrating, a small, portable, FPGA processor core design to be used in-place of the side-microprocessor.

The processor core will implement it's own processor and instruction set architecture and so a compiler and assembler will also be provided so that software code can easily be executed on the processor.

The new processor core and compiler tool chain will be named PRCO304.

1.3.1 Core Deliverables

These core (C) deliverables are the base requirement for the project to be released in a functional and worthwhile state.

- **C1.** To improve my knowledge and experience of FPGA development, processor architecture, compilers, and embedded systems engineering.
- C2. To build a working and operational soft-core processor core capable of performing simple tasks.
- **C3.** Implementation of the soft-core processor design on real hardware (FPGA).
- C4. To provide a high-level context-free code compiler to run user-code on the processor.

1.3.2 Extended Deliverables

These extended (E) deliverables may not be achievable in the time frame specific in section 2.2 as they may require extra time to design and implement, require more experience or skill, or require resources currently unattainable.

- **E1.** To provide a technical processor reference guide and specification for the embedded core.
- **E2.** To provide embedded products a convenient solution to in-field updating.
- **E3.** To provide product designers with an affordable alternative to a side-microprocessor in their FPGA-based products.
- **E4.** To provide easy interfacing between the FPGA design and the embedded core.
- E5. GCC/LLVM/8CC compiler backend for C programming.
- **E6.** Wishbone interface for easier modularity and inter-module communication.
- **E7.** Multi-core design with Wishbone (2).
- **E8.** Configurable build options (register/bus widths, optimisations/pipelining, user/privileged mode to support modern operating systems).
- **E9.** Memory management modules to provide protected and virtual memory lookup tables.

this into Project Management Chapter?

Move

These are slightly different to the PID, is this OK?

1.4 Legal and Ethical Considerations

1.4.1 Privacy

The PRCO304 processor will be able to read and write to all data passing through it and control all connected peripherals (such as UARTs, SDRAMs, and SD Cards). The processor does not track or store usage behaviour, instructions and their frequency, memory contents, or timing statistics, or any other usage metric.

1.4.2 Fit for Purpose

The PRCO304 processor is **not** designed to run general purpose operating systems, such as Linux or embedded RTOS systems. All memory devices attached to the FPGA are fully accessible to the processor core and instructions/programs running through it, meaning that operating systems or secure applications storing private and sensitive information is not protected by modern processor features such as privilege modes and virtual memory sections. The processor lacks common components required to run modern operating systems, such as a memory management unit (MMU) and privilege modes, and so **should not be run on the processor**.

The PRCO304 processor is **not** designed to run in high-reliability or safety-critical environments that require established safety standards, such as the UK Defence Standard 00-56 [8] and IEC 61508 [9]._____

The PRCO304 processor is **not** designed for implementation in silicon and makes no guarantees of reliability or performance in this format.

The PRCO304 processor, by design, should be used as a replacement for a simple micro-controller accompanying a main processing module.

1.4.3 Third-party Libraries

This project uses only 1 external library for the processor core's universal asynchronous receiver-transmitter (UART) module that does not depend on any other libraries. This allows me to guarantee that: the project rights are secure; and application behaviour is well-defined and predictable (no exploits introduced/injected from external libraries). The UART module does feature a large first-in-first-out (FIFO) buffer for temporary storage of in- and out- going messages. This FIFO is internal to the FPGA design and so is protected from external viewing/modification by probing the board in which the core is running on.

The compiler sub-project does not use any external library dependencies, does not record telemetry or usage statistics, and does not require an internet connection to run.

1.4.4 Generated Code

The PRCO304 compiler will not insert telemetry or any other kind of usage tracking into the generated code. The code generated by the compiler is **not guaranteed** to:

- **Produce code for secure environments**. The compiler will not randomise, obfuscate, or split-up and spread, output code. Output machine code will be in a predictable format (global variables in low-memory, instruction memory in middle-memory, and stack memory in high-memory) making the binary easily subject to reverse-engineering and modification.
- Produce constant time executable code for expressions. For example, the compiler output for an if statement may implicitly vary depending on it's condition expression, which may have been optimised out, constant-folded, or without-optimisation. This also applies for user code aiming to create reliable and accurate time delay loops; although the processor does not perform optimisations such as instruction caching or branch prediction, access to memory and ALU operations may vary in time, resulting in unreliable instruction times.

Cite actual standards documents, not papers describing them.

Chapter 2

Project Management

2.1	Method of Approach	15
2.2	Time Management	15
2.3	Resources and Dependencies	15
2.4	Tools	17
	2.4.1 Source Control	17
	2.4.2 Document Control	17
2.5	Stages	17

2.1 Method of Approach

Development of the **core** and **compiler** will be done in separate stages of the project (see section 2.2). The two deliverables will be split into 2 sub-projects. Both sub-projects will employ the **Agile development process**, using Agile's sprints to split up tasks into sub-tasks and Agile's scrums to discuss progress, features, and changes. This technique allows revisiting of tasks to tweak and iterate over their implementation which will be key when for incrementally adding features to both sub-projects, for example, adding to the core's ALU module to add conditional branching, or adding new instructions to the core's decoder module.

Show github kanban board

2.2 Time Management

Show gantt chart

2.3 Resources and Dependencies

For the first half of the development cycle, the core can be developed and verified using the Verilog simulator and test suite, **Verilator**, and VHDL and Verilog simulator, **iSim**.

The second half of development will require deploying and debugging on real hardware. This will require an FPGA development kit. To better emulate customer products, the development kit should feature common components such as LEDs, GPIO, USB interface, flash-based storage and memory, and optionally an analogue audio output port. The low-middle range of FPGA devices the project is targeting is the popular and affordable yet feature rich Spartan-6 and Artix-7 FPGAs. From my placement, I have gained experience in Xilinx FPGAs and so will be targeting them for this project to reduce risk and development time.

The following FPGA development kits are suitable for this project:

1. MiniSpartan6+ - Scarab Hardware - \$79 (already owned) [10]. The MiniSpartan6+ features a Spartan-6 XC6SLX9 FPGA, 8 LEDs, 2 digital and analogue headers, FT2232 FTDI USB to JTAG, 64Mb SPI flash memory, 32MB SDRAM, an audio output jack, and a MicroSD socket.




Figure 2.1: Scarab Hardware MiniSpartan6+ board layout.

2. Arty Artix-7 FPGA Development Board - Digilent - \$100 [11]. The Arty development board features a larger Artix-35T FPGA with over 20x the number of logic cells and block memory compared to the LX9 in the MiniSpartan6+. The board components include 256MB DDR3 RAM, 16MBx4 SPI flash memory, USB-JTAG, 8 LEDs (4 of which are RGB), 4 switches, 4 buttons, and multiple Pmod connectors.

The greater number of IO options and larger FPGA make the Arty board better suited to emulating real customer products.




Figure 2.2: Digilent Arty Artix-7 board.

The project will require a computer or laptop to develop the core and compiler on and continuous integration systems to perform testing on the incremental builds. For the project demo, an oscilloscope (already owned) or digital logic analyser may be required to demonstrate some of the core's features.

2.4 Tools

This is project dependant (compiler/core). Should it be moved into their chapters?

2.4.1 Source Control

Version control will be utilised to improve work-flow, reference and review code changes, and protect the project from data loss and corruption. GitHub, a git hosting provider, will be utilised to host all project files, including documentation and design files.

Describe how github keeps automatic backups.

The repository can be found here: https://github.com/bendl/prco304

2.4.2 Document Control

All documents will be authored in LaTeX and markdown. This allows all documents to follow a custom style guide, share resources, and display complex visualisations (such as syntax highlighting), and has great support for version control and collaboration.

All documentation is stored in the prco304 GitHub repository (URL above) in the doc/ directory alongside the source directories (prco_compiler/ and prco_core/). By including documentation with sources, a pattern employed by large open-source projects such as GCC, Linux, and CPython, allows future projects utilising the resources in this project to easily navigate, understand, and contribute back to the project.

2.5 Stages

The project is organised into 4 distinct stages: research, requirement gathering, and initial design; processor core implementation; compiler implementation; and project conclusion.

Stage 1.x

Stage 1.1: Research and Requirement Gathering

Stage 1.2: Core high level design

Stage 1.3: Compiler high level design

Stage 2.x

Should sub-project stages be moved into their own chapter?

Stage 2.0: Core Register-set Implementation.

Stage 2.1: Core: Register-set Implementation.

Stage 2.2: Core: ALU, RAM Implementation.

Stage 2.3: Core: GPIO, Communication.

Stage 3.x

Should sub-project stages be moved into their own chapter?

Stage 3.0: Compiler:. Parser impl.

Stage 3.1: Compiler: Code-generation.

Stage 3.2: Compiler: Assembler.

Stage 3.3: Compiler verification

Stage 4.x

Stage 4.0: Report.

Chapter 3

PRCO304 Processor Design

3.1	Introduction	19
3.2	Project Management	20
		20
	3.2.2 Extended Deliverables	20
	3.2.3 Project Stages	20
3.3		22
3.4		22
	3.4.1 General Purpose Registers	22
	3.4.2 Special Registers	23
3.5		24
	3.5.1 Instruction Types	24
	3.5.2 Instructions	24
	3.5.3 Conditional Branching	25
	3.5.4 Design Considerations	25
3.6	Pipeline Architecture	26
3.7		27
3.8	Core Analysis	29
	3.8.1 Performance	29
3.9	Sub-project Review	30
	3.9.1 Project Deliverables	30
	3.9.2 Extended Deliverables	30

3.1 Introduction

The PRCO304 Processor Design is the first of two deliverable sub-projects required for this project. The processor is designed to be a small, instantiated, Verilog module that can be easily inserted into existing FPGA-based Verilog projects.

The processor core is not designed for physical implementation in silicon but rather for FPGA devices.

more

3.2 Project Management

Using research gathered from existing embedded processor designs (see section 1.2.1), and consideration of constraints such as time and resources (see section 2.2), the following core and extended deliverables have been decided:

3.2.1 Core Deliverables

The following Core Processor Deliverables (CPD) are deliverables that must be implemented for the processor to be deemed functional.

- **CPD1.** Support a wide range of executable programs.
- **CPD2.** Provide a 16-bit instruction set capable of supporting simple programs (recursion, memory reading, strings (arrays), function calling).
- CPD3. Support simple arithmetic and bitwise operations (ADD, SUB, OR, XOR, etc.).
- **CPD4.** Operate on 16-bit data sizes (16-bit register and instruction sizes).
- **CPD5.** Fully synthesize-able on FPGA hardware.
- CPD6. Implement a simple pipeline architecture.

3.2.2 Extended Deliverables

The following Extended Processor Deliverables (EPD) are deliverables that must be implemented for the processor to be deemed functional.

- **EPD1.** Provide hardware-based multiplication, division, modulus, instructions.
- **EPD2.** Provide SIMD style instructions for faster vector manipulation.
- **EPD3.** Provide in/out GPIO and UART modules for external communication.
- **EPD4.** Provide an interrupt system allowing asynchronous events to be handled.
- **EPD5.** Implement a super-scalar pipeline architecture (execute more than 1 instruction per clock).

Justify and explain sources of these deliverables - existing processors provide these etc.

3.2.3 Project Stages

The design, implementation, and verification of the new processor consist of the following project stages. These stages are described in the gantt time chart described in Figure ?? along with their time allocations.

Stage 1.2: Processor specification, architecture, ISA

As discussed in section 1.2.1, existing embedded processors have been researched and compared in order to determine a suitable and realistic specification for the processor design. A comparison table is also available in appendix 7.1.

This stage starts the specification of the processor's instruction set architecture, register set, pipeline, and external interfacing.

Stage 2.0: Core dev. Register set implementation

This stage covers the implementation of the register set in Verilog, as per the specification. After this stage, the processor will be able to read and write 16-bit values in the dual port register set.

Stage 2.1: Core dev. Decoder implementation

The instruction decoder is a core part of all processors; they deconstruct incoming instructions and identify operands within the instruction, such as immediate values, opcodes, and register selects.

Stage 2.2: Core dev. ALU, RAM implementation

The ALU

Stage 2.3: Core dev. GPIO, Comms implementation

Foo bar.

Stage 2.4: Core verification

Foo bar.

Describe the stages related to the processor design and how/why chosen.

3.3 High Level Design

The PRCO304 processor is a modularised processor with independent components for the ALU, Registers, RAM, and it's peripherals.

Also need a lower-level block diagram showing communication between components (ALU, decoder, etc.)




Figure 3.1: PRCO304 processor block diagram showing.

3.4 Registers

PRCO304 has a total of 8 addressable, read and write, registers. These registers are identified by letters A through H.

3.4.1 General Purpose Registers

Registers A through E are designed for general purpose use and are safe to store user values over the run-time of the processor.

Table 3.1: General purpose registers.

Registers	Bits	Description
A through E	15:0	5 General purpose registers

Instructions that require a destination register, such as CMP, can reference any register (even special registers if that is your requirement). For the CMP instruction as an example, the processor will put the result of the comparison instruction in the destination register, overwriting any value present in that register.

3.4.2 Special Registers

Registers F through H are special registers within the processor. The processor cannot guarantee that a value written or read in these registers will persist over the run-time of the processor. Erroneously writing to these registers may severely affect program and processor behaviour.

Even though all registers can be used at the will of the programmer, it is recommended to isolate a few registers to provide special features, such as RAM stack management, interrupts, and IO multiplexing.

Table 3.2: Special registers.

Registers	Bits	Description
F	15:0	Status Register
G	15:0	Base Pointer
Н	15:0	Stack Pointer

update
removes
these
registers
- only
Status
register
remains
and isnt
addressable.

Remove?

Latest

Status Register

The Status Register is a dedicated register used by the ALU to provide additional information on results of instructions. Using the Status Register is essential for programs wanting to perform conditional branching or operate on dynamic data.

 Table 3.3:
 Status Register breakdown.

Bit	Name	Description
0	SR_Z	Set if the result of a CMP instruction is 0.
1	SR₋S	Set if the result of a CMP instruction is signed (greatest bit is 1).
2	SR₋O	Set if the result's 17'bit of a CMP instruction's is set.

By default, the JMP instruction will read the Status Register to compare against the instruction's conditional jump parameter.

Base Pointer

The PRCO304 processor assumes that the compiler will employ a stack management scheme similar to that of x86 machines. By doing so, the compiler assumes the last 2 registers are dedicated to stack management. The Base Pointer register is used in a similar way to the x86 Base Pointer register.

Compilers and code generators should utilise this register for storing the address of the current stack frame. By utilising the register this way, features such as local and passed variables become available as they are addressable by offsetting the Base Pointer by a constant value.

Stack Pointer

The Stack Pointer is similar to the x86 Stack Pointer in that it stores the address of the top of the stack. This register is used primarily for PUSH and POP operations (see section 4.3.8 PUSH and POP for example usage).

3.5 Instruction Set Architecture

The PRCO304 processor implements it's own fixed 16-bit instruction set. ___

More

3.5.1 Instruction Types

It was decided to support the following 3 types of instructions. This allows for a wide range of instruction operands, such as more registers or larger immediate values.

Table 3.4: The 3 instruction format types used by the PRCO304 processor.

Туре	Bits			
Type 1	15-11	10-8	7-5	4-0
Type 2	15-11	10-8	7-0	
Type 3	15-11	10-0		

3.5.2 Instructions

Table 3.5: All PRCO304 processor instructions and their semantics.

Type 1	15-11	10-8	7-5	4-0	Semantics
Type 2	15-11	10-8	7-0		Semantics
Type 3	15-11		7-0		Semantics
NOP	00000	Х	Χ	Х	PC <= PC + 1
LW	00001	Rd	Ra	Simm5	Rd <= RAM[Ra + Simm5]
SW	00010	Rd	Ra	Simm5	RAM[Ra + Simm5] <= Rd
MOV	00011	Rd	Ra	Х	Rd <= Ra
MOVI	00100	Rd	Simm8		Rd <= Simm8
ADD	01000	Rd	Ra	Х	Rd <= Rd + Ra
ADDI	01001	Rd	Simm8		Rd <= Rd + Simm8
SUB	01010	Rd	Ra	Х	Rd <= Rd - Ra
SUBI	01011	Rd	Simm8		Rd <= Rd - Simm8
JMP	01100	Rd	lmm8		See Conditional Branching.
СМР	01101	Rd	Ra	Rb	Set SR flags
HALT	10010		X		Stop the processor.
WRITE	10011	Rd	lmm8		See ??
READ	10100	Rd	lmm8		See ??
SETC	10101	Rd	lmm8		Set Rd to 1 if Imm8 is set in Status Register from last CMP instruction, else 0.

3.5.3 Conditional Branching

Table 3.6 below details each conditional branch parameter and how it is evaluated in the Status Register.

10-8 7-0 15-11 Semantics Status Register **JMP** 01100 0000 0000 Rd **Unconditional Jump** Any JΕ 01100 0000 0001 Rd SR_{Z=1} Jump Equal JNE 01100 Rd 0000 0010 Jump Not Equal SRZ=0JG 01100 Rd 0000 0011 $SR_Z=0$ and $SR_S=SR_O$ Jump Greater Than JGE 01100 Rd 0000 0100 Jump Greater Than or Equal $SR_S = SR_O$ JL 01100 Rd 0000 0101 Jump Less Than SR S<>SR O JLE 01100 Rd 0000 0110 Jump Less Than or Equal SR_Z=1 or SR_S<>SR_O JS 01100 Rd 0000 0111 Jump Signed SR S=1 **JNS** 01100 Rd 0000 1000 Jump Not Signed SR_S=0

Table 3.6: Conditional jump immediate bits

3.5.4 Design Considerations

The PRCO304 processor's ISA has been through multiple iterations. _

more

Opcode Bits

Initially, the opcode length was 4-bits allowing a total of 16 unique opcodes. This was later changed to 5-bits to add more opcodes at the cost of addressing fewer registers and having smaller immediate values.

Multiplication and Division

Due to time constraints, multiplication or division instructions are not implemented within the PRCO304 processor. The equivalent functionality and more can still be achieved using the currently available instructions. The test file prco_compiler/test/tests/mul_1.prco and prco_compiler/test/tests/div_1.prco contain example unsigned integer multiply and divide functions.

SETC Instruction

This is a design consideration. Where to put design changes? here?

The SETC instruction was added to reduce the number of instruction required to perform boolean logic operations on registers. Without the SETC instruction, to evaluate the expression 1 < 5, the compiler would need to emit multiple JMP instructions to set the result to 0 or 1 and JMP over the other result. In my testing, the compiler would require between 5-8 instruction for each boolean expression.

The SETC instruction is inspired by the x86 instruction: SETcc Set Byte on Condition [12].

With the introduction of the SETC instruction late in development, the number of instructions could be reduced to around two instruction. (one for the initial comparison, and one for setting 1 or 0 with SETC). This greatly improved program execution time and size.

3.6 Pipeline Architecture

The PRCO304 processor employs a *feed-forward* pipeline strategy. This pipeline supports:

- Time-varying processes: Multi-clock cycle decoding; Memory access; ALU ops.
- Module re-ordering: Instruction dependencies; Module skipping; Output redirection.
- Interruption (see section ??: ??).

fix

As the pipeline is feed-forward, no information is sent back to previous modules to tell them of their status. This means that if a module is stalled (due to mutli-cycle processes or future modules are stalled), and the previous module is ready, the previous module will signal the next module that information is ready and it should take it, but the current module is unable to as it is busy. The pipeline resolves this issue by it's cyclic nature. This means that only 1 module at any time is processing data. Of-course, the downside to this approach is that instruction parallelism is reduced.




Figure 3.2: The feed-forward pipeline interconnect diagram used by the PRCO304 processor.

The pipeline structure is described in figure 3.2 (above). The general order of the modules is shown from left to right, but this can change due to the pipelines re-ordering functionality.

The Decoder module will decode instruction words from memory and will output appropriate signals containing the requirements of the instruction, such as requiring register write access, any ALU operation, and whether the instructions requires access to internal/external memory.

To improve instruction performance, the decoder can also choose what modules are required and when they are called. For example, for the (move immediate) instruction the Decoder will assign the following modules in the following order: ALU and Register write, resulting in a total of 5 stages (including PC, Fetch, and Decode). The last module in this pipeline, the Register write, will raise the q_pipe_end signal indicating that the pipeline has finished and to start fetching the next instruction.

For the instruction, the decoder identifies that the instruction requires no dependencies and will hence signal the q_pc_i resulting in only 3 pipeline stages.

For instructions that require RAM access, a typical pipeline order might look like: PC, Fetch, Decoder, Register Read, ALU, RAM, resulting in 6 stages being used.




Figure 3.3: PRCO304 processor instruction cycle time diagram.

3.7 Testing and Verification

Each module within the PRCO304 processor has a corresponding Verilator and iSim testbench.

• **Verilator testbenches** are used to automatically verify correct behaviour of the RTL code. These testbenches use the Verilator framework to compile and simulate Verilog modules. These tests produce an output report detailing test results and real register values. The Verilator test benches used in this project are found in project/rtl/test/verilator and can be run using the script: make_test.sh.

Running test: ALU OR 2 ALU_OP_WRITE/READ 000a

PASS: 10 10

Running test: ALU OR 3 ALU_OP_WRITE/READ 0004 FAIL: Got 4 Expected 7

14/27 tests passed.

An example test report for the ALU running OR instructions on different operands and immediate values is shown above.

• **iSim testbenches** are used to better visualise signal states and changes over time. These testbenches require manual verification and so it can take a considerable amount of time to verify a module.

Outdated Change to reflect new pipelines varying time processes.




Figure 3.4: iSim simulation showing high-level signals in the processor core, including: Program Counter (pc); current Op code (q_op); and ALU result (q_result).

• Single-step implementation runs are used to verify the correct behaviour of the RTL code on a real FPGA device.

The PRCO304 processor core features a single-step input line that can be pulsed to signal the core to execute the next instruction. In these tests, generally the first register Ax is redirected to the 8 LEDs on the development board, allowing the tester to visually see it's contents. However, only the higher-or-lower byte can be viewed at any single time (as registers are 16-bits wide). UART printing is also used to visualise register contents, however, integer to ASCII conversion is not implemented so only single digits can be displayed in ASCII.

Describe creation and usage of emulator introduced later in project.

3.8 Core Analysis

3.8.1 Performance

Instructions Per Cycle (IPC) and <u>Dhrystone Million Instructions Per Second</u> (DMIPS) are two measurements used to measure the performance of a processor.

The downside of these measurements is that they assume each instruction executes in constant time. This is not the case in the PRCO304 processor and other modern processors.

The PRCO304 processor can execute instructions in 3 to 10 clock cycles, depending on the instruction. Instructions that require no and few dependencies (ALU, RAM, registers, etc.) such as NOP, HALT, and PORT, can be executed in as little as 3 clock cycles (20ns per clock at 50MHz) resulting in 0.67 IPC and 16.7 DMIPS. Instructions requiring many dependencies and off-chip resources (RAM) can take up to 10 clock cycles, resulting in an IPC value of 0.1 and 5 DMIPS.

The most used instructions, MOVI, MOV, ADD, ADDI, JMP, and CMP, take around 5 clock cycles each, resulting in 0.2 IPC and 10 DMIPS.

Comparing this against Xilinx's MicroBlaze embedded processor which features 1.3 DMIPS/MHz (65 DMIPS/50 MHz) shows the performance benefits of super-scalar processor architectures.

The PRCO304 processor is similar to AMD's Am386 (1991) processor with 9 MIPS and 0.225 IPC when run at 40 MHz [13].

Not really DMIPS, more like MIPS. Describe why...

Cite
actual
processor
datasheed
not a
magazine...

3.9 Sub-project Review

3.9.1 Project Deliverables

- **CPD1.** Support a wide range of executable programs.
- CPD2. Provide a 16-bit instruction set capable of supporting simple programs.
- **CPD3.** Support simple arithmetic and bitwise operations.
- CPD4. Operate on 16-bit data sizes.
- CPD5. Fully synthesize-able on FPGA hardware.
- CPD6. Implement a simple pipeline architecture.

Discuss if deliverable was achieved and how.

3.9.2 Extended Deliverables

The following Extended Processor Deliverables (EPD) are deliverables that must be implemented for the processor to be deemed functional.

- **EPD1.** Provide multiplication, division, modulus, instructions.
- **EPD2.** Provide SIMD style instructions for faster vector manipulation.
- **EPD3.** Provide in/out GPIO and UART modules for external communication.
- **EPD4.** Provide an interrupt system allowing asynchronous events to be handled.
- **EPD5.** Implement a super-scalar pipeline architecture.

Discuss if deliverable was achieved and how.

Chapter 4

PRCO304 Compiler

4.1	Introduction	31					
4.2	Project Management	31					
	4.2.1 Functional Requirements	31					
4.3	Implementation						
	4.3.1 Compiler Architecture	32					
	4.3.2 Program Operation	32					
	4.3.3 Text Grammar	32					
	4.3.4 Text Parser	33					
	4.3.5 AST Generation	33					
	4.3.6 Optimisation	34					
	4.3.7 Code Generation	36					
	4.3.8 PUSH and POP	38					
4.4	Assembling	38					
	4.4.1 Executable Layout	38					
	4.4.2 Address Limitations	39					
4.5	Testing and Verification	39					
4.6	Sub-project Review						
	4.6.1 Core Deliverables	41					
	4.6.2 Extended Deliverables	11					

4.1 Introduction

The PRCO304 compiler is the second of two sub-project deliverables for this project.

The PRCO304 compiler is a command line based software tool used to convert a high-level text grammar (a programming language) into executable machine for the PRCO304 processor.

The compiler is invoked with parameters for the input code file and optional parameters specifying optimisation level, target architecture, verbosity, output file name, and include directory paths. The full command line parameter list can be found in .

4.2 Project Management

4.2.1 Functional Requirements

This section details the functional requirements (F) and their technical implementation dependencies of the compiler to allow users to produce complete and functional programs. Figure 7.3 breaks down each functional requirement to show their technical dependencies.

F1. **Text Components.** The compiler will be able to parse the programming language's grammar's (see section Text Grammar 4.3.3) terminals into distinct groups, such as text strings, arithmetic symbols, and other text symbols.

- F2. **Program flow manipulation.** The compiler will support divergent and branching program structures using unconditional and conditional jump instructions.
- F3. **User-defined values.** The compiler will support the creation of user-defined variables allowing the user to read and write values at their will.
- F4. **User-defined value manipulation.** The compiler will allow the user to modify user-defined variables during program execution.
- F5. **User-defined program flow.** The compiler will allow the user to control program divergence and repetition through the use of control statements (if and for statements).
- F6. **User-defined functional program.** The compiler will allow the combination of the above features to produce a complete and functional sequence of instructions ready for execution.
- F7. **User-defined encapsulated program.** The compiler will support encapsulating user-defined programs into functions to improve program control and support more complex programs.

For example, to support 'F4 User-defined program flow', the compiler needs to support control sequences such as 'for' and 'if' statements which themselves require implementation of 'variables' and 'conditional branching', and so on.

Reword

4.3 Implementation

The design philosophy for this project is to be forward compatible – such that future projects and ideas are able to utilise the technology and functions of this project. The compiler is implemented fully in the ANSI C programming language due to it's portability and being interoperable with standard binary interfaces (such as calling conventions). In addition, I have good familiarity and experience in the language, which reduces risk and time requirements for learning new technologies.

The compiler is self-contained and requires no dependencies other than the standard C library and CMake to build the project. The project strictly follows the ANSI C89 standard to make the code more readable and portable.

The project is compiled with -Wall -Wextra to better follow the language standard and reduce bugs and undefined behaviour.

4.3.1 Compiler Architecture

The architecture of the compiler is split into 2 projects: a front-end for using the compiler via a command line interface (cli), and the compiler implementation (libprco). This architecture was chosen to allow the compiler to be included into other projects as a static or shared library. This architecture is employed by other compilers such as Clang and LLVM.

4.3.2 Program Operation

The program flow of the PRCO304 compiler is detailed in Compiler Sequence Diagram 7.4.2.

4.3.3 Text Grammar

The input to the compiler is a generic programming language similar to C.

```
fnc main() {
    int a = 0;
}
```

The grammar is defined below in Backus-Naur Form:

```
::= [a-zA-Z]+[0-9]*
<word>
        ::= """ <word> """
<string>
<number> ::= [0-9]+
        ::= <func_def>|<decl>|<extern>
<top>
<func_def> ::= <prot>>dody>
<body>
        ::= "{" <primary> "}"
<decl>
       ::= "int" <word> [ "=" <expr> ]
<control> ::= <if>|<for>|<while>
<if> ::= "if" "(" <expr> ")" <body>
<for>
        ::= "for" "(" <expr> <expr> <expr> ")" <body>
<expr> ::= <assign>|<binop>|<number>|<string>|"("|")"
<assign> ::= <word> "=" <expr>
<binop>
        ::= "+"|"-"|"*"|"/" <expr>
```

Figure 4.1: BNF definition for the input programming language.

It should be noted that the grammar and compiler do not have any terminals for defining datatypes, such as "short" and "char". This is because there is only one datatype supported by the compiler, *int*, a 16-bit value. This is due to the complexity required to support different sized datatypes, for example, calculating how many 16-bit words to allocate on the stack for local parameters and accessing them through offsets is difficult and out of scope. The *int* keyword is chosen as it accurately describes the datatype and it's use: a 16-bit value in which the developer which the developer can interpret themselves (as an integer, float, pointer, etc.).

4.3.4 Text Parser

The compiler implements it's own recursive descent parser for the grammar described in 4.3.3. The parser is able to recognise all context free grammars and therefore would be capable of parsing more complete programming languages such as C and Python.

The text parser is inspired by Jack Crenshaw's "Let's Build a Compiler" book, [14].

While parser generators already exist, such as Bison and Java's ANTLR, it was decided to implement the parser by hand using recursive descent principles as a matter of learning rather than ease of use. Although parsing a more complex grammar would easily be more achievable using a parser generator, the overhead of generating compliant assembly for that complex grammar would be too time consuming and is hence out of scope (see extended deliverable **E5.**).

4.3.5 AST Generation

The recursive descent parser stores all terminals in the grammar as structures in *ast.h* containing relocatable information about the parsed text and it's future implementation. This AST result of the text parser is the initial immediate representation used by the compiler.

Describe what AST is and how it represents things, and why chosen.

```
struct ast_func {
    struct ast_proto *proto;
    struct ast_item *body;
    struct ast_item *exit;
    struct list_item *locals;
    struct ast_func *next;
    int num_local_vars;
};
```

Figure 4.2: An AST structure representing a parsed function. It contains sub-structures pointing to it's prototype, body, exit statement, and a list of local variables. (ast.h:63)




Figure 4.3: UML class diagram showing the AST structures and their connections. The struct ast_item structure is a top level structure that contains pointers to specific AST items (such as ast_func and ast_lvar). It is a self-referencing structure and can be iterated over in a linked-list using it's *next property using the provided macro: list_for_each(). It can be thought as a generic header for each AST type allowing it to be passed as a void* and still identified through it's enum ast_type type parameter.

4.3.6 Optimisation

The PRCO304 compiler can optionally perform simple optimisations, such as unreachable code elimination and constant folding. The optimisations can be controlled by specifying the -0n parameter to the CLI, where n is the level of optimisation.

The techniques used by the optimiser to perform these optimisations are primitive; the optimiser is not given AST information in SSA (static single assignment) form; and because of this limitation, only basic optimisations can be identified.

Constant Folding

Constant folding is performed by the optimiser to reduce (fold) expressions that can be identified as constant. This allows the optimiser to replace AST tree structures containing constant values and

no dependencies with shorter and simpler AST items. This optimisation can drastically improve the performance of the output code by reducing the number of instructions emitted.

For example, the following expression in Figure 4.4 can be identified as constant and can be reduced to a single AST node as shown in Figure 4.6. As the optimiser is not passed AST information in SSA form, the optimiser cannot follow or track variable references and modifications throughout the life-cycle of the program. Although the parser does a contain a primitive symbol table, the symbol table does not map variables to values, and so the code segment in Figure 4.5 cannot be identified as constant by the optimiser.

```
int a = 1 + (2 + 3) * 4;
```

Figure 4.4: Example of an expression suitable for constant folding.

```
int a = 1;
int b = 2;
int c = a + b;
```

Figure 4.5: Example of an expression the optimiser cannot identify as constant.




Figure 4.6: AST transformation performed by Constant Folding.

Unreachable Code Elimination

Unreachable code elimination is the removal of code that will never be run on the processor. This can be in the form of uncalled function, unused variables, and control statements that operate on constant values.

The PRCO304 compiler can identify some unreachable code segments, such as control statements that operate on constant values, by utilising it's constant folding optimisation discussed previously. By first running the constant folding optimisation on the body of functions, the optimiser looks at the conditions of *if* statements. If it's condition has been constant folded to a constant and is *true* (i.e. not 0) then the AST tree can be replaced with the items in it's body, effectively removing the condition check if it's always true, or the whole structure if it's false.

4.3.7 Code Generation

The compiler Code Generation stage converts the optimised AST into an intermediatary list of struct prco_op_struct. It does this by iterating over each struct ast_item in the AST and checks whether the item requires code generation. For example, an struct ast_item with type AST_FUNC is one which requires code generation. The AST is then passed to the void cg_func_prco(...) function where the code generation takes please. For this type, the stack frame header is generated first, before the body of the function. At the end of the function's body, the stack frame end code generation routing is run.

This code generation stage is named intermediatary because absolute addresses of JMP instructions have not been calculated. The calculation of these addresses is performed in the following Assembling stage. In addition, the location (and offset's) of functions may need to be rearranged.

Variables

An initial requirement for the PRCO304 compiler was to support three types of variables: global, local, and parameter variables. Due to time constraints and unforeseen "sleeper" bugs only local and argument variables have been implemented as of compiler version 2.50 (06/04/2018). Global variable allocation has been implemented in the assembler but declaring or referencing global variables has not been implemented.

Local Variables

Similar to C89, all local variables must be declared at the start of the function before any logic, such as function calling. This is because the compiler will not rearrange the AST tree to move variable declarations to the first child of the function AST tree.

When a local variable is declared, stack space is immediately allocated for the variable by subtracting the data type size (1 word) from the Base Pointer variable. Although the code generator knows how many local variables are in a function, due to time constraints, it will not reduce/fold multiple stack allocations into a single SUBI instruction. The output machine code looks similar to Figure 4.16 below.

```
MOV
         %Bp, %Sp
                       1ee0 (STACK FRAME)
                                                     fnc main() {
  SUBI
        %Sp, $1
                       5f01 (ALLOC a -3)
2
                                                         int a; int b;
                                                  2
  SUBI
        %Sp, $1
                       5f01 (ALLOC b -2)
3
                                                         int c;
                                                  3
  SUBI
         %Sp, $1
                       5f01 (ALLOC c -1)
4
                                                         a; b;
         %Ax, -3(%Bp) 08dd (REF a -3)
  LW
5
                                                         с;
         %Ax, -2(%Bp) 08de (REF b -2)
  LW
                                                    }
         %Ax, -1(%Bp) 08df (REF c -1)
  T.W
```

Figure 4.7: Disassembly of the output machine code for the high-level code (4.15).

Figure 4.8: Input high-level code showing 3 variable declarations and references.

Figure 4.9: Example machine code generation for local variables.

Variables are then accessed using the LW instruction and passing a 5-bit signed immediate constant as seen above.

Argument Variables

The compiler uses a modified implementation of the stdcall calling convention [15]. The difference is that arguments are pushed *left to right* instead of *right to left*. This difference is due to limited time constraints and was made worse by the use of a singly-linked list for storing arguments, which made list reversal time consuming. The compiler overcomes this difference by reversing variable offset addresses of the parameters of the function. The affect of this implementation might cause externally

Add section showing compiler versions and changes. compiled programs to be incompatible with programs compiled with this PRCO304 compiler. This is easily solvable by reversing the argument list before pushing.

Figure 4.10 below shows the code generation routine used by the compiler to push function call arguments to the stack before jumping to the function.

Figure 4.10: Code generation routine for pushing arguments to the stack before the function call. (arch/template_impl.c:628)

String Variables

Strings are an extended deliverable for the PRCO304 compiler but was added to better demonstrate the capabilities of the compiler and processor. Strings in modern OS executable file formats, such as ELF [16] and Windows' PE [17], store explicitly declared strings as null-terminated ASCII (ASCIZ) strings in the String Table or .text section of the executable file.

The PRCO304 processor places strings and global values at the start of low memory. As the processor starts executing instructions at address 0x00, the compiler must insert a jump instruction to the address of the main function.

```
Bx 2106 (ENTRY)
IVOM 00x0
             $6,
                                                   fnc main()
0x01 JMP
                  JUC 6100
             Bx,
                                                   {
0x02 ASCII
                  1
                      0062
                                                2
                                                        int a = "ben";
0x03 ASCII e
                      0065
                  0
                                                3
0x04 ASCII n
                  0
                      006e
                                                4
                       0000
0x05 ASCII
                  0
                                                5
                                                        . . .
                                                   }
0x06 ADDI
             $-1, Sp
                      4fff (FUNC)
                                                6
```

Figure 4.11: Disassembly of the output machine code for the high-level code. Local variable declaration 'a' is assigned the value 0x02 which is the address of the first byte of the ASCIZ string.

Figure 4.12: Input high-level code showing a string variable declaration.

Figure 4.13: Example machine code generation for string variables.

Pointers and Value Dereferencing

With the implementation of string variables, the concepts of pointers and dereferencing is implicitly introduced.

```
void strlen() {
                                                      fnc strlen() {
        char *str = "testing";
                                                           int str = "testing";
                                                   2
2
        int length = 0;
                                                           int length = 0;
3
       while( *(str + length) ) {
                                                           while( @(str + length) ) {
                                                               length = length + 1;
            length++;
                                                   6
       }
                                                           }
7
                                                   8
       printf("%d", length);
                                                           UART1(length + 48);
9
                                                   9
   }
                                                      }
                                                   10
10
```

Figure 4.14: C function to calculate the length of a string and print to console.

Figure 4.15: Equivalent function to print the length of a string to UART in the PRCO304 programming language.

Figure 4.16: Example machine code generation for value dereferencing.

4.3.8 PUSH and POP

Due to limitations of the PRCO304 processor's instruction set, high-level instructions such as PUSH and POP cannot be performed in a single instruction. Instead, the compiler is able to replicate the behaviour of these high level instructions by emitting multiple primitive instructions. Figure 4.19 below details how the compiler emulates these high-level instructions.

```
void cg_push_prco(enum prco_reg rd)
                                            void cg_pop_prco(enum prco_reg rd)
{
                                            {
    asm_push(opcode_add_ri(Sp, -1));
                                                asm_push(opcode_lw(rd, Sp, 0));
    asm_push(opcode_sw(rd, Sp, 0));
                                                asm_push(opcode_add_ri(Sp, 1));
}
                                            }
```

Figure 4.17: PUSH emulation. The Stack Pointer is subtracted the Figure 4.18: POP emulation. The value pointed to by the Stack amount to store on the stack (1 word), followed by storing the desti- Pointer is loaded in the destination register (rd), followed by increnation register (rd) at the new Stack Pointer.

menting the Stack Pointer the size of the data type (1 word).

Figure 4.19: PUSH and POP emulation functions used by the PRCO304 compiler (arch/prco_impl.c:255). Example of use: cg_push_prco(Ax) to push register Ax to the stack; cg_pop_prco(Ax) to pop stack into Ax.

4.4 Assembling

The final stage of the compiler is the assembling stage. This stage takes the list of struct prco_op_struct and outputs a list of machine code instructions. The assembler accomplishes this by calculating offsets and addresses of functions, branching instructions, and global variable addresses. It may also rearrange function locations so that the main function is the first instruction to be emitted.

Assembling code is found in assembler_labels() at arch/template_impl.c:38.

4.4.1 **Executable Layout**




Figure 4.20: PRCO304 memory layout.

wrap text

Another role of the assembler in the PRCO304 processor is to output the machine code in a format that allows the widest range of programs to be run by the processor.

This format is not enforced by the processor core and it's up to the compiler to lay out the processor's memory contents. The only feature that the processor states is that it will start reading

instructions from address 0x00. The compiler uses this information to structure the output program. The first two words of memory (0x00 and 0x01) contain MOVI and JMP instructions to jump the processor to the address of the main() function.

4.4.2 Address Limitations

Due to time constraints, the assembler introduces many constraints to the output program that are not explicitly identified in the high-level code.

The most prominent limitation is that the assembler can only address 256 words of memory. This is because the assembler only builds up instruction addresses using a single MOVI instruction, which is limited to an 8-bit immediate. This is easily fixable as the assembler could insert additional instructions to build up 16-bit addresses to use. For example, to build a 16-bit address, 0xFECA, the following instructions could be used (move 0xFE into Ax and shift left 8-bits, then 0xFECA):

```
MOVI $0xFE, %Ax
LSHF %Ax, $8
ORI %Ax, $0xCA
JMP %Ax, JE_UC (unconditional)
```

This is described in GitHub issue #20.

4.5 Testing and Verification

Verifying the output assembly is a bit more involved as there are multiple layers of tests required. The output code generation must be tested for:

- (A) Correct instruction and machine code building.
- (B) Correct instruction sequences for different code generation routines.
- (C) Correct and complete flow of the output program and any divergent paths.

Unit Testing

For (A) and (B), a code generation routine refers to the code generation function used to produce machine code for a specific structure, for example a function or assignment expression. When machine code instructions are emitted from the code generation routines, they are pushed to a list of struct prco_op_struct containing information about the emitted instruction. Using this information, the final output machine code word (e.g. 0x2020) is rebuilt into an equivalent struct prco_op_struct structure and compared against the original. If they are the same, the encoded machine code word is considered correct. This check happens every time an instruction is emitted from the code generation routines.

Real Hardware Tests

The *best* approach to verifying output machine code is to run it directly on the PRCO304 processor. However, this requires rebuilding the FPGA design with the new program code which is time consuming and not always practical. In addition, viewing of internal registers and signals is much more difficult due to the lack of a debugging interface on the processor.

Emulation

During the later stages of the project, it was decided to build a software emulator for the PRCO304 processor. The emulator, found at prco_compiler/emu/emu.c, would utilise structures used in the compiler's assembling stage to rebuild instructions and their contents from raw machine code words.

Explain what each line is doing.

The emulator aims to replicate the structure and design of the embedded processor: on-chip memory, registers, complex ALU operations such as CMP, JMP, and SETC, and UART.

Due to the late development of the emulator, and it not being a deliverable, and only developed as an alternate means to test the processor, the emulator is not a full emulation of the processor. The emulator implements most features of the processor, including registers, memory, ALU operations, and most instructions. It is capable of emulating all the test programs (found in proc_compiler/tests/*.prco).

With the introduction of the emulator, the process of deploying high-level code changed from: write, compile, deploy, verify, repeat; to write, compile, emulate, verify, repeat, deploy, verify. By reducing the number of deploys, time taken to successfully write working code was drastically improved.

Late in the project, the ability of integrating the emulator into unit tests for the compiler was completed. This allowed for fast and more complete verification of the compiler that could run multiple programs on every code change.

Continuous Integration

The PRCO304 compiler employs continuous integration testing to show if a code commit breaks certain functionality. The continuous integration system service used is Travis CI [?]. Every time a fix commit is made to the repository, Travis CI pulls the commit and runs the test/travis-ci.sh script. This script runs the compiler and emulator on each test/*.prco file and checks the return code. If the return code does not match the expected functionality, the test fails and the developer can investigate further by enabling more debug prints with the -D parameter. These tests will generate a report detailing passed and failed tests with their actual and expected outputs. This method accomplishes verification requirement (C).

An example output of the continuous integration test runner is located in section 7.2.4 PRCO304 Compiler Continuous Integration Tests. The continuous integration results can be viewed here: https://travis-ci.com/bendl/prco304/.

4.6 Sub-project Review

4.6.1 Core Deliverables

Must be a better way to display this...

Table 4.1: Compiler Core Deliverables Review

Deliverable	Implemented	Version	Comment
CFG Text Parser	Yes	1.00	Recursive descent parser.
AST Intermediate Representation	Yes	1.00	
Basic arithmetic Operators	Yes	1.10	
IF statements	Yes	1.30	if (<expr>) { }</expr>
IF ELSE statements	Yes	1.30	if (<expr>) { } else { }. Else must be followed by an opening bracket character so no else if statements, although you can nest them instead.</expr>
FOR statements	Yes	1.30	
Functions	Yes	1.20	
Variables	Limited	1.50	Only local and argument variables. No global variables.
Code generation	Yes	1.30	
Assembling	Yes	1.40	Basic offset calculation and re-encoding.

4.6.2 Extended Deliverables

Must be a better way to display this...

Table 4.2: Compiler Extended Deliverables Review

Deliverable	Implemented	Version	Comment
Assembly text parsing	No	X	Only the CFG text parser for the grammar described in section 4.3.3 is present. This would be a desirable feature for implementing features the compiler is not able to.
Optimisation: Constant Folding	Yes	2.00	Limited to compile time constants. See prco_compiler/libprco/opt.c:9.
Optimisation: Unreachable-code elimination	Yes	2.00	Limited to IF statement constants. See prco_compiler/libprco/opt.c:33.
String variables	Limited	2.10	All strings are placed in low memory, not on stack. Limited to alphanumeric identities (easily fixable).
Dereferencing	Yes	2.10	Uses low precedence @ symbol. Unsafe like C's * dereferencing functionality. See prco_compiler/test/tests/control_for_3.pr
Pointer arithmetic	Yes	2.10	Inferred by dereferencing implementation. E.g. @(a+1) returns contents of memory address at value a+1.
Assembler memory lay- out	Yes	2.10	First instructions (low memory) jump into <i>mid-dle</i> memory where main function is located. Low memory consists of <i>global values</i> (like strings and global variables). High memory is reserved for stack management.

Chapter 5

Post-Project

5.1	Project Post-mortem	łЗ
	5.1.1 Project Objectives	łЗ
	5.1.2 Development Process	13
	5.1.3 Personal Contributions	13
5.2	Conclusion	13

5.1 Project Post-mortem

more

5.1.1 Project Objectives

Compare against top-level project objectives

compiler and processor objectives already reviewed in their own chapters

5.1.2 Development Process

5.1.3 Personal Contributions

5.2 Conclusion

This project aimed at producing two complex technical systems: an embedded processor and a compiler. Both systems were developed and the output is an extremely valuable educational resource. The technologies created from this project spawning from the compiler include:

- an easily extendible recursive-descent text parser;
- an AST optimiser for constant-folding and unreachable code elimination;
- a machine code generator and assembler;
- and an emulator.

And from the embedded processor:

- a 16-bit instruction set and it's implementation;
- and a feed-forward pipeline architecture.

I believe these technologies and their implementation details should be shared as an open, educational resource for future projects and people interested in low-level code generation and embedded processor architecture.

Review project management methods

Chapter 6

References

- [1] Xilinx, Inc. Spartan-II FPGA Family Data Sheet, 6 2008. v2.8.
- [2] Xilinx, Inc. MicroBlaze Processor Reference Guide, 2009. UG081 (v10.3).
- [3] ARM Holdings. ARM Cortex-A9, 2016. r4p1.
- [4] Xilinx, Inc. PicoBlaze 8-bit Embedded Microcontroller User Guide, 6 2011. UG129.
- [5] Farhad Merchant, Shashank Pujari, and Manish Patil. Platform independent 8-bit soft-core for sopc. In <u>Proceedings of the International MultiConference of Engineers and Computer Scientists</u>, volume 2, pages 18–20, 2009.
- [6] R.K. Kamat, S.A. Shinde, and V.G. Shelake. <u>Unleash the System On Chip using FPGAs and</u> Handel C. Springer Netherlands, 2009.
- [7] Xilinx, Inc. Spartan-6 Family Overview, 10 2011. DS160 (v2.0).
- [8] Jonathan Bowen and Victoria Stavridou. Safety-critical systems, formal methods and standards. Software Engineering Journal, 8(4):189–209, 1993.
- [9] Ron Bell. Introduction to iec 61508. pages 3-12, 2006.
- [10] Minispartan6+, 2014.
- [11] Arty artix-7 fpga development board, 2015.
- [12] Tom Shanley. X86 Instruction Set Architecture. Mindshare Press, 2010.
- [13] Amd's 386 clone ready, but will it sell? ComputerWorld, 25(12):97, 1991.
- [14] Jack W Crenshaw. Let's build a compiler!, 1988.
- [15] The 64 bit x86 C Calling Convention. University of Virginia, 2017.
- [16] ARM Holdings. Elf for the arm architecture. Technical report, 2015.
- [17] Microsoft Corporation. Pe format. Technical report.
- [18] Nazeih Botros. <u>HDL Programming Fundamentals: VHDL and Verilog</u>. Da Vinci Engineering Press, 2006.
- [19] Arm in the world of fpga-based prototyping, 2016.

more

Chapter 7

Appendices

7.1	Appendix X. Existing Embedded Processor Comparison	45
7.2	Appendix A. User Guides	45
	7.2.1 PRCO304 Core Reference Guide	45
	7.2.2 PRCO304 Compiler Reference Guide	46
	7.2.3 PRCO304 Emulator Reference Guide	46
	7.2.4 PRCO304 Compiler Continuous Integration Tests	50
	7.2.5 PRCO304 Processor Instruction Set Architecture	5 ⁻
7.3	Appendix B. Project Management Artefacts	5
	7.3.1 Project Initiation Document	5
	7.3.2 Highlight Reports	6
	7.3.3 Project Management Kanban Board	
7.4	Appendix C. Other Documents	
	7.4.1 Compiler Functional Requirements	
	7.4.2 Compiler Sequence Diagram	

7.1 Appendix X. Existing Embedded Processor Comparison

Processor	Architecture	Bits	Registers	Branching	Other
MicroBlaze	RISC	32	32	Branch on	Interrupt Vector
				Condition,	
				Condition	
ARMv8	RISC	32	31	Condition	Interrupt Vector
					Internal 64-byte scratch memory;
PicoBlaze	RISC	8	16	Condition	1KB Instruction on-chip storage;
					Interrupts; 0.5 IPC
•	•	•	•	•	•

7.2 Appendix A. User Guides

7.2.1 PRCO304 Core Reference Guide

Instantiating the core in your FPGA design

The PRCO304 processor core can be instantiated in an FPGA design with the following code snippet:

```
// Instantiate a processor core
prco_core inst_core (
    .i_clk(),
```

```
.i_en(),
.i_reset(),

// Operating mode (HIGH=single-step)
.i_mode(),
// Single-step pulse
.i_step(),

// UART comms
.i_rx(),
.q_tx(),
.q_tx(),
.q_tx_byte(),

// Debug outputs
.q_debug_instr_clk(),
.q_debug());
```

7.2.2 PRCO304 Compiler Reference Guide

Building the Compiler

To build the compiler (cli front-end and libprco back-end), run the following commands:

```
cd prco304
mkdir build && cd build
cmake ..
cmake --build .
```

If you wish to build the compiler's own standard library run the following command as root/administrator to install the sources and header files:

```
cmake --build . --target install
```

Command Line Interface (CLI) Arguments

Name

cli - compile a program into executable machine code for the PRCO304 processor.

Synopsis

```
cli [OPTION]... -i{FILE}
```

Description

- -d Dump output machine code to a file
- -D{bits} Select debug printing level. Example of use: -D0xFF to enable all debug bits.
- -i{file} Pass the input file to the compiler. Example of use: -i code.prco.
- $-0\{0-1\}$ Enable optimisation levels. 0 = no optimisations, >0 = constant folding and unreachable code elimination.
- -m{arch} Pass the target architecture to the compiler. Deprecated.

7.2.3 PRCO304 Emulator Reference Guide

Name

emu - Disassemble and emulate PRCO304 processor programs.

Synopsis

```
emu [OPTION]... -i{FILE}
```

Description

- -i Input machine code file. 1 instruction word per line. CRLF/LF accepted.
- -D{bits} Select debug printing level. Example of use: -D0xFF to enable all debug bits.

Example Output

Disas	sembly	of In	put:		
Instr	uction	ı,	MC,	Tag,	${\tt Comment}$
TOOL	Φ _1	g _n	/fff	Λ	(nu11)

ADDI	\$-1 ,	Sp	4fff	0	(null)
SW	Вр,	+0(Sp)	16e0	0	(null)
MOV	Вр,	Sp	1ee0	0	(null)
SUBI	\$ +1 ,	Sp	5f01	0	(null)
MOVI	\$62,	Ax	2062	0	(null)
SW	Ax,	-1(Bp)	10df	0	(null)
LW	Ax,	-1(Bp)	08df	0	(null)
WRITE	Ax,	UART1	9800	0	(null)
MOVI	\$65,	Ax	2065	0	(null)
SW	Ax,	-1(Bp)	10df	0	(null)
LW	Ax,	-1(Bp)	08df	0	(null)
WRITE	Ax,	UART1	9800	0	(null)
NOVI	\$6e,	Ax	206e	0	(null)
SW	Ax,	-1(Bp)	10df	0	(null)
LW	Ax,	-1(Bp)	08df	0	(null)
WRITE	Ax,	UART1	9800	0	(null)
NOVI	\$20,	Ax	2020	0	(null)
SW	Ax,	-1(Bp)	10df	0	(null)
LW	Ax,	-1(Bp)	08df	0	(null)
WRITE	Ax,	UART1	9800	0	(null)
MOV	Sp,	Вр	1fc0	0	(null)

Initial Memory layout:

LW Bp,

ADDI \$+1,

HALT

+0(Sp)

Sp

0ee0

4f01

00	01	02	03	04	05	06	07	08						
===== 4fff	16e0	1ee0	5f01	2062	===== 10df	===== 8df	9800	===== 2065	===== 10df	===== 8df	9800	206e	10df	8df
9800	2020	10df	8df	9800	1fc0	ee0	4f01	9000	00	00	00	00	00	00
00	00	00	00	00	00	00	00	00	00	00	00	00	00	00
00	00	00	00	00	00	00	00	00	00	00	00	00	00	00
00	00	00	00	00	00	00	00	00	00	00	00	00	00	00
00	00	00	00	00	00	00	00	00	00	00	00	00	00	00
00	00	00	00	00	00	00	00	00	00	00	00	00	00	00
00	00	00	00	00	00	00	00	00	00	00	00	00	00	00
00	00	00	00	00	00	00	00	00	00	00	00	00	00	00
00	00	00	00	00	00	00	00	00	00	00	00	00	00	00
00	00	00	00	00	00	00	00	00	00	00	00	00	00	00
00	00	00	00	00	00	00	00	00	00	00	00	00	00	00

(null)

(null)

(null)

00 00	00 00	00 00	00 00	00 00	00 00	00 00	00	00 00	00 00	00 00		00
00	00	00	00		00	00	00	00	00	00		00
Exec	uted In	nstruc	tions									
	Instr			MC,	Tag	, Comm	ent,	Registe	rs			
								00 00 0	0 00			
0x00	ADDI	\$-1 ,	Sp	4fff	0	(null)	00 00 0				
0x01	SW	Вр,	+0(Sp)	16e0	0	(null)	SW \$00,				
0x02	MOV	Вр,	Sp	1ee0	0	(null)	00 00 0	0 00	00 00	fe	fe
0x03	SUBI	\$+1,	Sp	5f01	0	(null)	00 00 0	0 00	00 00	fe	fd
0x04	MOVI	\$62,	Ax	2062	0	(null)	62 00 0	0 00	00 00	fe	fd
0x05	SW	Ax,	-1(Bp)	10df	0	(null)	SW \$62,	mem	[00]		
0x06	LW	Ax,	-1(Bp)	08df	0	(null)	LW mem[00],	\$62		
0x07	WRITE	Ax,	UART1	9800	0	(null)	62 00 0 PORT 0	0 00	00 00	fe	fd
0x08	MOVI	\$65,	Ax	2065	0	(null)	UART <-				
0x09	SW	Ax,	-1(Bp)	10df	0	(null)	65 00 0			fe	fd
0x0a	LW	Ax,	-1(Bp)	08df	0	(null)	SW \$65,				
∩v∩h	WRTTE	٨٠	UART1	9800	0	(nu11	`	LW mem[65 00 0			fe	fd
OXOD	WILLIE	н.,	OAILII	3000	V	(IIUII	,	PORT O UART <-	ام!	0×65		
0x0c	MOVI	\$6e,	Ax	206e	0	(null)	6e 00 0			fe	fd
0x0d	SW	Ax,	-1(Bp)	10df	0	(null)	SW \$6e,				
0x0e	LW	Ax,	-1(Bp)	08df	0	(null)	LW mem[
0x0f	WRITE	Ax,	UART1	9800	0	(null)	6e 00 0	0 00	00 00	fe	fd
0x10	MOVI	\$20,	Ax	2020	0	(null)	UART <-	'n'	0x6e		
0x11	SW	Ax,	-1(Bp)	10df	0	(null)	20 00 0	0 00	00 00	fe	fd
0x12	LW	Ax,	-1(Bp)	08df	0	(null)	SW \$20,	mem	[00]		
			-					LW mem[20 00 0			fe	fd

0x13	WRITE Ax,	UART1	9800	0	(null)	PORT O	' ' 0x20		
0x14	MOV Sp,	Вр	1fc0	0	(null)			£	
0x15	LW Bp,	+0(Sp)	0ee0	0	(null)	20 00 00	0 00 00 00 [e], \$00	ie ie	
0x16	ADDI \$+1,	Sp	4f01	0	(null)		00 00 00		
0x17	HALT		9000	0	(null)	20 00 00	00 00 00	00 11	
End m	nemory cont	ents:							
00 =====	01	02	03	04	05	06	07	08	
4fff	16e0	1ee0	5f01	206:	2 10df	8df	9800	2065	
10df	8df	9800	206e	10d:	f 8df	9800	2020	10df	
8df	9800	1fc0	ee0	4f0	1 9000	00	00	00	
00	00	00	00	00	00	00	00	00	
00	00	00	00	00	00	00	00	00	
00	00	00	00	00	00	00	00	00	
00	00	00	00	00	00	00	00	00	
00	00	00	00	00	00	00	00	00	
00	00	00	00	00	00	00	00	00	
00	00	00	00	00	00	00	00	00	
00	00	00	00	00	00	00	00	00	
00	00	00	00	00	00	00	00	00	
00	00	00	00	00	00	00	00	00	
00	00	00	00	00	00	00	00	00	
00	00	00	00	00	00	00	00	00	
00	00	00	00	00	00	00	00	00	
00	00	00	00	00	00	00	00	00	
00	00	00	00	00	00	00	00	00	
00	00	00	00	00	00	00	00	00	
00	00	00	00	00	00	00	00	00	
00	00	00	00	00	00	00	00	00	
00	00	00	00	00	00	00	00	00	
00	00	00	00	00	00	00	00	00	
00	00	00	00	00	00	00	00	00	
00	00	00	00	00	00	00	00	00	
00	00	00	00	00	00	00	00	00	
00	00	00	00	00	00	00	00	00	
00	00	00	00	00	00	00	00	00	
00	20	00							

Final Registers:

20 00 00 00 00 00 00 ff

UART tx buf:

ben

The output of the emulator starts with the disassembly of the processors input. As the instructions are reconstructed from the 16-bit instruction words, we lose additional information displayed by the compiler when this program was originally compiled, such as inline comments explaining the code-generation routine used (last column) and any assembler tags (second-last column) used by the assembler (see <code>libprco/arch/prco_isa.h:72</code>).

Next follows the initial memory layout of the processor. This shows where each instruction word is placed in memory. The emulator limits the displayed memory to the first 255 words of memory.

Following this is the list of executed instructions. Instruction execution starts at PC (program counter) 0x00. On the right side, the contents of each memory is displayed. For complex instructions such as LW/SW and WRITE additional information is printed to verify correct ALU operation.

7.2.4 PRCO304 Compiler Continuous Integration Tests

```
-- GCC detected, adding compile flags
-- GCC detected, adding compile flags
-- GCC detected, adding compile flags
-- Configuring done
-- Generating done
-- Build files have been written to: /mnt/e/XilinxVM/prco304/prco_compiler/lbuild
[ 75%] Built target libprco
[ 87%] Built target cli
[100%] Built target emu
/mnt/e/XilinxVM/prco304/prco_compiler/test
Running test
                ./tests/binary_ops_1.prco...
                                                   PASSED
Running test
                 ./tests/binary_ops_2.prco...
                                                   PASSED
Running test
                 ./tests/control_for_1.prco...
                                                   PASSED
Running test
                 ./tests/control_for_2.prco...
                                                   PASSED
                 ./tests/control_for_3.prco...
Running test
                                                   FAILED
                                                                   Expected 1, got 1
Running test
                 ./tests/control_if_1.prco....
                                                   FAILED
/travis-ci.sh: line 17: 4301 Segmentation fault
                                                        (core dumped)
../lbuild/cli/cli -i $1 -d -D0x0002
                                                   PASSED
Running test
                 ./tests/control_if_2.prco...
                 ./tests/control_if_2.prco...
Running test
                                                   FAILED
                                                                   Expected 32, got 1
Running test
                 ./tests/control_while_1.prco...
                                                   PASSED
Running test
                 ./tests/control_while_2.prco...
                                                   PASSED
Running test
                 ./tests/control_while_3.prco...
                                                   FAILED
                                                                   Expected 5, got 1
                 ./tests/control_while_4.prco...
Running test
                                                   PASSED
                 ./tests/foo.prco...
                                                   PASSED
Running test
Running test
                 ./tests/funcs_1.prco...
                                                   PASSED
                 ./tests/funcs_2.prco...
Running test
                                                   PASSED
Running test
                 ./tests/ports_uart_1.prco...
                                                   PASSED
                 ./tests/strings_1.prco...
Running test
                                                   PASSED
                 ./tests/strings_2.prco...
Running test
                                                   PASSED
                 ./tests/strings_3.prco...
Running test
                                                   FAILED
                                                                   Expected 1, got 1
Running test
                 ./tests/vars_1.prco...
                                                   PASSED
Running test
                 ./tests/vars_2.prco...
                                                   PASSED
17/21 passed.
```

7.2.5 PRCO304 Processor Instruction Set Architecture

Some are missing

Some are outdated

NOP

Description The NOP instruction performs no action for 1 instruction cycle (see section ??).

Assembly NOP

Pseudocode

Registers altered

Clock cycles 2 (FETCH, DECODE)

15:11	10:0
00000	X

LW - Load Word

Description Copies a 16-bit word from RAM to a register.

Assembly LW Rd, +4(Ra)

Pseudocode Rd <= RAM[Ra + Simm5]

Registers altered Rd

Clock cycles 6 (FETCH, DECODE, READ, EXECUTE, RAM, WRITE)

15:11	10:8	7:5	4:0
00001	Rd	Ra	Simm5

SW - Store Word

Description Copies a 16-bit from a register to RAM.

Assembly SW Rd, +4(Ra)

Pseudocode RAM[Ra+Simm5] <= Rd

Registers altered None

Clock cycles 6 (FETCH, DECODE, READ, EXECUTE, RAM, WRITE)

15:11	10:8	7:5	4:0
00001	Rd	Ra	Simm5

MOVR

Description The MOVR instruction copies a 16-bit register value to another register.

Assembly MOVR %Ra, %Rd

Pseudocode $Rd \le Ra$

Registers altered Rd

Clock cycles 5 (FETCH, DECODE, READ, EXECUTE, WRITE)

15:11	10:8	7:5	4:0
00011	Rd	Ra	X

MOVI

Description The MOVR instruction copies a 16-bit register value to another register.

Assembly MOVR %Ra, %Rd

 $\textbf{Pseudocode} \ \ \mathsf{Rd} \mathrel{<=} \mathsf{Ra}$

Registers altered Rd

Clock cycles 5 (FETCH, DECODE, READ, EXECUTE, WRITE)

15:11	10:8	7:0
00100	Rd	Imm8

ADD

Description The ADD instruction adds an immediate value to a destination register, Rd.

Assembly ADDI \$255, %Rd

 $\textbf{Pseudocode} \ \ \mathsf{Rd} <= \mathsf{Rd} + \mathsf{Imm8}$

Registers altered Rd

Clock cycles 5 (FETCH, DECODE, READ, EXEC, WRITE)

15:11	10:8	7:5	4:0
01000	Rd	Ra	Х

ADDI

Description The ADD instruction adds an immediate value to a destination register, Rd.

Assembly ADDI \$255, %Rd

 $\textbf{Pseudocode} \ \ \mathsf{Rd} \mathrel{<=} \mathsf{Rd} \mathrel{+} \mathsf{Imm8}$

Registers altered Rd

Clock cycles 5 (FETCH, DECODE, READ, EXEC, WRITE)

15:11	10:8	7:0
01001	Rd	Imm8

SUBI

Description The SUB instruction subtracts an immediate value from a destination register, Rd.

Assembly SUBI \$255, %Rd

 $\textbf{Pseudocode} \ \ \mathsf{Rd} \mathrel{<=} \mathsf{Rd} \mathrel{-} \mathsf{Imm8}$

Registers altered Rd

Clock cycles 5 (FETCH, DECODE, READ, EXEC, WRITE)

15:11	10:8	7:0
01001	Rd	Imm8

CMP

Description Sets register, Rd, to the value of Ra - Rb.

Assembly CMP Rd, Ra

Pseudocode Status Register <= CMP(Ra, Rb)

Registers altered Rd

Clock cycles 5 (FETCH, DECODE, READ, EXEC, WRITE)

15:12	11:9	8:6	5:3	2:0
0003	Rd	Ra	Rb	X

Wrong bits

JMP

Description Jumps the ?? if the condition is met within the ?? register.

Assembly JMP Rd, Imm8

Pseudocode ?? <= Rd if (?? & Imm8).

Registers altered None

Clock cycles 5 (FETCH, DECODE, READ, EXEC, BRANCH)

15:11	10:8	7:0
01100	Rd	Imm8

An 8 bit immediate (7-0) can be set in the JMP instruction to create conditional jumps.

Table 7.2: Conditional jump immediate bits

	15-11	10-8	7-0	Semantics	Status Register
JMP	01100	Rd	0000 0000	Unconditional Jump	Any
JE	01100	Rd	0000 0001	Jump Equal	ZF=1
JNE	01100	Rd	0000 0010	Jump Not Equal	ZF=0
JG	01100	Rd	0000 0011	Jump Greater Than	ZF=0 and SF=OF
JGE	01100	Rd	0000 0100	Jump Greater Than or Equal	SF=OF
JL	01100	Rd	0000 0101	Jump Less Than	SF<>OF
JLE	01100	Rd	0000 0110	Jump Less Than or Equal	ZF=1 or SF<>OF
JS	01100	Rd	0000 0111	Jump Signed	SF=1
JNS	01100	Rd	0000 1000	Jump Not Signed	SF=0

7.3 Appendix B. Project Management Artefacts

7.3.1 Project Initiation Document

Introduction

Field-Programmable Gate Array (FPGA) devices are an incredibly powerful and versatile solution to many electronics applications including digital signal processing and high-speed test and measurement tools. I will use this project opportunity to learn more about FPGA development and CPU architecture and apply knowledge learnt to create a solution to the need of a side-microprocessor in many FPGA-based applications.

Modern computing and electronics equipment, like function generators, oscilloscopes, and spectrum analysers, use FPGAs to implement their compute intensive logic. These FPGAs are often accompanied by a small, low-cost, microprocessor to supervise and provide interfaces to external peripherals.

The aim of this project is to implement this side-microprocessor into the FPGA to save on BOM costs, PCB space, and power costs, which contribute to higher development and product costs. While savings can be made by the lack of side microprocessor, the product may need a larger FPGA to accommodate the embedded microprocessor. The project will produce a small, soft-core, CPU design and compiler.

Although there is no direct client in this project, I believe this project will produce an attractive product for FPGA-based product designers wishing to employ an embedded processor solution.

Business Case

I will target my interest in FPGA development and apply my learning of such in tackling the issues resulting from the use of a side-microprocessor in FPGA based applications.

The requirement of a side-microprocessor to control and provide external interfaces to FPGA-based applications carries a significant demand in both development and projects costs. Firstly, the inclusion of a external microprocessor in a project design will require more PCB space and design considerations, adding to the development time and costs of the project. The external microprocessor may also require a licensed compiler to compile and load the code onto the microprocessor, adding to the cost of the project. In addition, the microprocessor's on-chip memory may not be large enough to store the compiled code and an external flash memory chip may also be required.

Moving to an integrated microprocessor on the FPGA brings many significant advantages: reduction of required PCB space and development time, lower BOM (bill of materials) cost, and better in-field updating.

Releasing updates to embedded projects is a challenging problem. With the integrated solution, FPGA bitstreams and the soft-microprocessor code can be bundled together, making it much easier to update products in the field without sending an engineer to the location or providing complicated instructions which require specific equipment (e.g. in-circuit debuggers).

How much of the PID should be re-written in the report?

Project Objectives

The outcome of the project will be to design a small, portable, FPGA-based, CPU core that electronic Product Designers can choose as an alternative to a physical side-microprocessor to embed into their product.

Core Deliverables

- **P1.** (Project deliverable) To improve my knowledge and experience of FPGA development, CPU architecture, and low-level programming.
- **P2.** (Project deliverable) To build a working and operational soft-core CPU core capable of performing simple tasks.
- **P3.** (Project deliverable) To provide product designers with an affordable alternative to a side-microprocessor in their FPGA-based products.
- **P4.** (Project deliverable) To provide a technical documentation and specification for the embedded core.
- **P5.** (Project-sub deliverable) To provide embedded products a convenient solution to in-field updating.
- **P6.** (Project-sub deliverable) To provide easy interfacing between the FPGA design and the embedded core.

Initial Scope

Core Deliverables

These deliverables are the base requirement for the project to be released in a functional and worthwhile state.

- C1. (Core deliverable) A small, portable, instantiate-able, FPGA-based CPU core.
- **C2.** (Core deliverable) A C-like programming interface. A compiler taking input of a C-like grammar and outputting executable machine code for the embedded core. The machine code can be embedded into the FPGA bitstream and loaded onto the FPGA to run. Time estimate: 1 month.
- **C3.** (Core deliverable) A 16-bit RISC instruction set architecture (ISA). The core (**C1.**) will decode and execute instructions encoded in this format. The compiler (**C2.**) will output machine code in this format. The ISA will support: fixed length instructions; 12-bit immediate values; primitive arithmetic instructions (ADD, SUB, MUL, etc.); GPIO read and write instructions; RAM stack operators (PUSH, POP). A custom ISA will be designed and implemented (see subsection 7.3.1).

Extended Deliverables

These deliverables may not be achievable in the time frame specific in subsection 7.3.1. These deliverables may require extra time to develop, require more experience and skill to develop, or require resources currently unattainable.

- E1. GCC/LLVM/8CC compiler backend for C programming.
- **E2.** Wishbone interface for easier modularity and inter-module communication.
- **E3.** Multi-core design with Wishbone (**E2.**).
- **E4.** Single-step debugging interface (with JTAG?).

- **E5.** Configurable build options (register/bus widths, optimisations/pipelining, user/privileged user mode to support modern operating systems).
- **E6.** Memory management modules to provide protected and virtual memory lookup tables.

Resources and Dependencies

For the first half of the development cycle, the core can be developed and verified using the Verilog simulator and test suite, Verilator, and VHDL and Verilog simulator, iSim.

The second half of development will require deploying and debugging on real hardware. This will require an FPGA development kit. To better emulate customer products, the development kit should feature common components such as LEDs, GPIO, USB interface, flash-based storage and memory, and optionally an analogue audio output port.

The low-middle range of FPGA devices I am targeting is the popular and affordable yet feature rich Spartan-6 and Artix-7 FPGAs. From my placement, I have gained experience in Xilinx FPGAs and so will be targeting them for this project to reduce risk and development time.

The following FPGA development kits are suitable for this project:

- 1. MiniSpartan6+ Scarab Hardware \$79 (already owned) [10]. The MiniSpartan6+ features a Spartan-6 XC6SLX9 FPGA, 8 LEDs, 2 digital and analogue headers, FT2232 FTDI USB to JTAG, 64Mb SPI flash memory, 32MB SDRAM, an audio output jack, and a MicroSD socket.
- 2. Arty Artix-7 FPGA Development Board Digilent \$100 [11]. The Arty development board features a larger Artix-35T FPGA with over 20x the number of logic cells and block memory compared to the LX9 in the MiniSpartan6+. The board components include 256MB DDR3 RAM, 16MBx4 SPI flash memory, USB-JTAG, 8 LEDs (4 of which are RGB), 4 switches, 4 buttons, and multiple Pmod connectors.

The greater number of IO options and larger FPGA make the Arty board better suited to emulating real customer products.

The project will require a computer or laptop to develop the core and compiler on and continuous integration systems to perform testing on the incremental builds. For the project demo, an oscilloscope (already owned) or digital logic analyser may be required to demonstrate some of the core's features.

Method of Approach

Development of the core and compiler will be done in separate stages of the project (see subsection 7.3.1). The two deliverables will be split into 2 sub-projects. Both sub-projects will employ the Agile development process, using Agile's sprints to split up tasks into sub-tasks and Agile's scrums to discuss progress, features, and changes.

Technologies used will be:

- 1. Verilog A hardware description language used to code the internal FPGA design.
- 2. C A low-level programming language to develop the compiler and assembler.
- 3. Verilator A C++ Verilog simulator and unit testing framework for verifying the FPGA design. Unit tests will be written for each component of the core: register set, decoder, arithmetic logic unit (ALU), and IO. This will aid the sprint approach by ensuring that requirements implied by the unit tests do not break over development iterations.
- 4. iSim A Verilog and VHDL Simulator. This will be used to visualize the timings of internal signals within the FPGA components such as the decoder and ALU.

Initial Project Plan

Project time line breakdown

The project will be split into 4 parts:

- 1. Project information gathering and requirement generation.
- 2. Active development sprints.
- 3. Test and verification.
- 4. Final report and clean up.

The following table breaks down the 4 parts into sub-tasks and provides their descriptions and estimated start and end times.

Table 7.3: Initial Project Plan time breakdown *Expected time.

Shaded stages are time varying periods for bug fixing.

Stage	Start Date*	End Date*	Project Deliverables
1.0. Project Initiation		02 Feb	Process Initiation Document
1.1. Research and requirement gathering	02 Feb	09 Feb	Existing soft-core processor designs, constraints, features, implementation.
1.2. Core high level design	10 Feb	17 Feb	Soft-core CPU architecture; Register definitions; Bus widths; Initial ISA instruction table.
2.1. Core development sprints	18 Feb	10 Mar	Iterative soft-core development sprints
2.1.1. Core testing and verification	11 Mar	15 Mar	Any tasks required to meet design constraints.
2.2. Compiler development sprints	15 Mar	31 Mar	Iterative compiler development sprints
2.2.1. Compiler testing and verification	10 Apr	14 Apr	Any tasks required for compiler to produce correct code generation.
3.1. Real hardware deployment	15 Apr	19 Apr	Deployment of Verilog code to a real FPGA device.
3.2. Final verification	20 Apr	24 Apr	Verification for FPGA design and compiler.
4.1. Complete final report	25 Apr	4 May	PRCO304 Final Report.

Control Plan

Management of the project will be done using the PRINCE2 technique.

The project initiation document (this) describes high-level requirements, objectives, and business cases.

Weekly highlight reports and meetings will be held to ensure task proficiency and to identify any challenges that need attention.

Project risks and challenges are identified in subsection 7.3.1 along with proposed solutions for their occurrence.

Initial Risk Assessment

The following subsection outlines potential projects risks (R) and their suitable management strategy.

R1. Real hardware synthesis.

A challenge involved in the development of FPGA, CPLD, and other programmable logic devices, is the realization of the HDL code on real hardware. This can result in different behaviour of the real implementation to the simulated design - a major (and expensive) problem. This issue is caused by not meeting physical constraints required by the FPGA. These include timing, space, and power constraints.

To help reduce this issue, I will utilise the ISE Design Suite's constraint validator tool. Before deploying to real hardware, the design must meet the constraints I declare that enable it to run correctly on real hardware. I can use these constraints to identify how much space, time, and power, I have left to implement features.

R2. HDL programming.

HDL (Hardware Description Language) is a text based language used to describe hardware components and their inter-connections. Verilog, a HDL language closer to C than VHDL, is what my FPGA core will be programmed in. This language is taught very little of in the Computer Science course and will require external learning resources so I can use it effectively.

My placement, telecommunications signal generator company, Spirent Communications, heavily utilise FPGA devices in their products, in which I gained valuable knowledge on the FPGA development life cycle and deployment. To improve my knowledge of the tools required (ISE Design Suite) gained from my placement experience, I shall learn from HDL programming books such as HDL Programming Fundamentals: VHDL and Verilog [18].

R3. Compiler development time.

A compiler will be required to provide an easy method of running user code on the FPGA core. The compiler is a lesser deliverable but will take considerable to time implement.

If time is short, the compiler may only convert and assemble an assembly-like language with simple features (goto statements, stack management i.e. stack frames). If time is available, a better grammar can be developed with common language features such as if statements, scope blocks, and variables.

The possibility also exists of using an existing compiler, such as GCC, LLVM, or 8CC, and creating a custom back-end for the FPGA core's architecture. My already brief experience with these compilers with their poor documentation means it may be quicker to build a compiler from scratch than create a custom back-end. A short period of time will be a given to allow exploration of compilers as it may allow using more language features (ANSI C) instead of a small subset. This will allow for a more complex demo of the FPGA core.

R4. Schedule overrun.

This is a complex project will multiple sub-projects (core & compiler). Ensuring the large number of features will require a tight development schedule which is prone to over-running.

I can identify and account for this by having weekly progress updates that will be scheduled with the project supervisor outlying feature progress and challenges. If the schedule slips largely due to an unforeseen problem or unreasonable requirement, this shall be brought up in the following meeting and a solution will be agreed upon, be it modifying deliverable or allowing extra time for the feature.

R5. Technology failure.

To overcome the risks of data loss all code and resources will be stored in local and remote Git repositories. In the event of the FPGA development kit failing, be it a component on the board

or the FPGA itself, either: (a) a demo of the FPGA core not showing features of the failed component; or (b) a simulated design that meets constraints imposed by the physical FPGA will be provided and demonstrated in a simulator.

Quality Plan

The following quality strategies will be employed to achieve a successful project and product.

Table 7.4: Initial Quality Plan.

Quality Check (QC)	Strategy
QC1. Requirement reality	Requirements will be checked during the weekly highlight reports to verify that when requirements begin to be implemented they are realistic and achievable within the time frame specified in subsection 7.3.1.
QC2. Soft-core design validation	While continuous testing and verification will be performed on the core (unit test, FPGA constraints reached), a variable period of time (stage 2.1.1) will be allocated after the development sprints to fix bugs and unexpected behaviour, and polish the final design.
QC3. Compiler validation	As with QC2, unit tests and continuous integration tests will be performed for each code change to validate that changes do not produce bad code generation. A time varying period (stage 2.2.1) is also allocated to fix and polish the compiler.
QC4. Real hardware performance	Electronic test equipment, such oscilloscopes and digital logic analysers, will be used to verify the correct behaviour of the code on real hardware. Initial risk (R1.) states that there is a risk of the FPGA deployed core will behave differently to the simulation.

Legal, Social, and Ethical Considerations

Legal considerations need to be taken into account due to already existing commercial soft-processor designs. Existing soft-processor designs include the ARM family of soft-cores [19] and Xilinx's MicroBlaze soft-core [2]. Emulating another soft-core processor's architecture may result in legal challenges even if I do not distribute the final product. As this is a learning project, instead of emulating another architecture, I will design my own architecture from the ground up to learn first-hand the design considerations, implementation, and verification of CPU designs.

Social and ethical considerations are not applicable for this project.

OLD. New legal ethics section in main report. Tell?

7.3.2 Highlight Reports

PRCO304: Highlight Report 1

Name: Ben Lancaster

Date: 06/02/2018

Active project stage: Stage 1.1: Research and Requirement Gathering

Review of work undertaken:

This week was assigned to work on stage 1.1: Research and requirement gathering.

Research and requirement gathering:

Research into existing soft-core processor designs has been started to identify their features, targets, and advantages and disadvantages. Key existing soft-core processors found are:

- Xilinx' MicroBlaze: a 32-bit Xilinx FPGA embeddable core capable of running operating systems, like Linux. Exposes a configurable GUI to customise the build of the processor to suit designers requirements (like number of GPIO, interrupts, timers, etc.).
- ARM Cortex-A9: a 32-bit Xilinx and Altera FPGA core. Features out-of-order execution, compatible with existing ARM Thumb2 C compilers, and multi-core processing.

I have used this research to aim my soft-core processor's requirements and architecture. To document and finalize my processors design and requirements, I have started a processor specification and reference document. This document outlines the processors features, architecture, compatibility, and instructions.

Additional progress:

- Version control set up for documentation, highlight reports, and code bases.

Risks and Challenges:

Urgent risks:

New risks:

Existing risks:

RC4: Schedule overrun. A gantt time chart has been created to better visualize task durations and requirements.

Plan of work for the next week:

Work will begin on Stage 1.2: Core high level design.

Finalised specifications and architecture of the soft-core processor will be put into a processor specification and reference document.

Architecture, control, pipelines, will be visualised in this document.

Date(s) of supervisory meeting(s) since last Highlight:

This is the 1st highlight report.

30/01/18 - An introductory meeting was held to discuss the project initiation document (PID) and gain feedback on the project.

Notes from supervisory meeting(s) held since last Highlight:

Ensure risks are carefully explored and project core deliverables are realistic and achievable.

PRCO304: Highlight Report 2

Name: Ben Lancaster

Date: 15/02/2018

Active project stage: Stage 1.2: Core high level design

Review of work undertaken:

This week was assigned to work on stage 1.2: Core high level design. gathering.

Core high level design:

I have spent this week defining a processor specification and creating a processor specification/reference guide booklet (see attached). This booklet will contain both high-level and technical details regarding the design and implementation of the processor, including: register sets, control and pipelining strategies, the ISA and each instruction, and the compiler and how to use it.

This booklet will be developed over the life cycle of the project. Although the specification has been clearly defined, the booklet will be incrementally updated as processor features/requirements are added to the implementation (such as instructions, modules, and compiler features).

Currently the reference booklet contains: register set definitions, several primitive instructions, and a brief introduction to instruction cycle timing.

Risks and Challenges:

Urgent risks:

New risks:

Existing risks:

RC4: Schedule overrun. A gantt time chart has been created to better visualize task durations and requirements.

Resolved risks:

RC4: Schedule overrun. A gantt time chart has been created to better visualize task durations and requirements. (See attached time management chart indev.)

Plan of work for the next week:

Work will begin on Stage 2.0: Core dev. Register set implementation.

The register set module will be implemented in Verilog for the processor. Unit tests will be created to verify the timing/behaviour of the module.

The processor specification/reference booklet will be updated to describe how the register set has been implemented in the processor.

Date(s) of supervisory meeting(s) since last Highlight:

08/02/18 15:00 - 15:40

Notes from supervisory meeting(s) held since last Highlight:

Discussion included comparing existing processor's (ARM, x86) features (privileged instructions, interrupts, IO, variable-length ISA) and designs (ISA and pipelining) to this processor.

PRCO304: Highlight Report 3

Name: Ben Lancaster

Date: 20/02/2018

Active project stage: Stage 2.0: Core Register-set Implementation.

Review of work undertaken:

This week was assigned to work on stage 2.0: Core Register-set Implementation.

Core Register-set Implementation:

Good progress has been made implementing the PRCO processor's register set in Verilog. The register set consists of 8 16-bit wide general purpose registers labelled rA through rH in duel-port read and single-port write.

Implementation progress is approximately 1 week ahead of schedule. Because of this, work has also been done on the decoder and ALU modules.

Consideration of the control/sequencing pipeline has been considered. The pipeline needs to work for time-varying functions (such as memory writes). The current plan is to give each module outputs to signal when it has finished so the following module can safely read in data and operate on it. A handshake between modules currently seems overkill due to the relatively simple structure but may be considered later in the project.

Risks and Challenges:

Urgent risks:

New risks:

RC5: Complex memory operations (PUSH, POP) may require multiple instructions. PUSH/POP might be split into: (1) Inc/dec stack pointer; (2) Read RAM[stack pointer]. The compiler will be able to resolve this issue.

Existing risks:

Resolved risks:

Plan of work for the next week:

Work will begin on Stage 2.1: Core dev. Decoder implementation.

Some progress has already made but the decoder is not finished.

The processor specification/reference booklet will continued to be updated with implementation specific details of the processor.

Date(s) of supervisory meeting(s) since last Highlight:

13/02/18 09:40

Notes from supervisory meeting(s) held since last Highlight:

This discussions was over email; it was decided that a physical meeting would not be beneficial as the current project stage was starting the *PRCO Processor Reference Guide* booklet. Progress on the booklet was shared and a brief overview of the Register-set and Decoder implementation.

PRCO304: Highlight Report 4

Name: Ben Lancaster

Date: 28/02/2018

Active project stage:

Stage 2.1: Core: Register-set Implementation. Stage 2.2: Core: ALU, RAM Implementation.

Review of work undertaken:

Stage 2.1: Core: Decoder Implementation:

Simple instructions, ADD, ADDI, MOV, MOVI, SUB, SUBI, LW, SW, instructions can now be decoded. The decoder has been integrated into the pipeline and it can choose and set up appropriate dependencies for the instruction.

Stage 2.2: Core: ALU, RAM Implementation:

ALU development has started. Some basic operations such as ADD, ADDI, SUB, SUBI, and pass-through ops such as MOV, MOVI, have been implemented. On-chip ram development will be starting this week.

Core: Pipeline/control system

A significant development breakthrough for the control/pipeline system has been achieved. I'm calling it a feed-forward pipeline as the flow of control only moves in the forward direction and when the previous module has completed.

Compiler: Text parser development starting:

Work into a simple text parser has begun including file opening, reading character by character, and a parser stack.

Risks and Challenges:

Urgent risks:

New risks:

Existing risks:

RC5: Complex memory operations (PUSH, POP) may require multiple instructions. PUSH/POP might be split into: (1) Inc/dec stack pointer; (2) Read RAM[stack pointer]. The compiler will be able to resolve this issue.

Resolved risks:

Plan of work for the next week:

Work will continue for 1 more week on stage 2.1 and 2.2 as per the time plan.

The processor specification/reference booklet will continued to be updated with implementation specific details of the processor.

Date(s) of supervisory meeting(s) since last Highlight:

21/02/18 13:00 - 13:4

Notes from supervisory meeting(s) held since last Highlight:

Discussion included improving time management gantt chart by showing task dependencies; and potential final demo ideas (store ASCII string on SDcard/external memory and have processor loop over and print each character out over RS232.

PRCO304: Highlight Report 5

Name: Ben Lancaster

Date: 07/03/2018

Active project stage:

(ON-TIME) Stage 2.2: Core: ALU, RAM Implementation.

(EARLY) Stage 3.0: Compiler: Code-generation.

Review of work undertaken:

(ON-TIME) Stage 2.2: Core: ALU, RAM Implementation:

CMP and JMP instructions have been implemented. The CMP instruction is the only 3 register instruction (Type 3) and required a bit of reworking to implement. The CMP instruction subtracts Ra from Rb and sets appropriate status bits (SR_Z, SR_O, SR_E, SR_O) into the Rd register. The JMP instruction also required a bit of reworking as it affects the Program Counter. It is passed an 8-bit immediate containing jump conditions (JMP_EQ, JMP_GE, JMP_LT, etc.) and compares against the SR register specific in the CMP instruction.

(EARLY) Stage 3.0: Compiler: Code-generation.

Work has started ahead-of-schedule on code-generation for the compiler. I have begun implementing functions to encode instructions into the ISA's machine-code format. In addition, the compiler will also print out human-readable assembly in AT&T format.

Real-hardware Implementation:

I have also begun testing the implementation on the FPGA development board. Doing this early allows me to fix critical synthesis problems earlier, reducing risk for the project and demonstration. Figure 7.1 shows the FPGA core running on the FPGA development board.

Risks and Challenges:

Urgent risks:

New risks:

Existing risks:

RC5: Complex memory operations (PUSH, POP) may require multiple instructions. PUSH/POP might be split into: (1) Inc/dec stack pointer; (2) Read RAM[stack pointer]. The compiler will be able to resolve this issue.

Resolved risks:

Plan of work for the next week:

Work will begin into the integration of a UART (RS232) communication protocol, allowing us to better demonstrate functionality of the processor and connect to other peripherals.

Work will also begin on implementing an instruction single step cycle button, allowing better demonstration of the core. Currently the demonstration only lasts approximately 800ns.

The processor specification/reference booklet will continued to be updated with implementation specific details of the processor.

Date(s) of supervisory meeting(s) since last Highlight:

01/03/18 (bi-weekly highlight meeting)

Notes from supervisory meeting(s) held since last Highlight:

Biweekly meetings are held instead of weekly.

PRCO304: Highlight Report 6

Name: Ben Lancaster

Date: 15/03/2018

Active project stage:

(ON-TIME) Stage 2.3: Core: GPIO, Communication .

(EARLY) Stage 3.2: Compiler: Assembler.

Review of work undertaken:

Single-instruction stepping has been implementing allowing an external button to step and instruction (A key demo requirement!).

(ON-TIME) Stage 2.3: Core: GPIO, Communication Implementation:

A UART module library has been included in the core along with a FIFO buffer. The UART works well with single-instruction stepping, but free running the buffer immediately fills up and output is in random order.

(EARLY) Stage 3.2: Compiler: Assembler.

The assembler identifies instructions that require offsets and immediate to be calculated. The assembler can now modify instructions to fill in missing data.

Risks and Challenges:

Urgent risks:

New risks:

RC6: UART FIFO fills up too quickly, resulting in bad output.

Existing risks:

Resolved risks:

RC5: Complex memory operations (PUSH, POP) may require multiple instructions. Core will not support PUSH/POP as they are too complex. Compiler will output 2 instructions to emulate a PUSH/POP.

Plan of work for the next week:

Work will continue on parsing expressions in the compiler (if, for, while, etc.) and their codegen.

The processor specification/reference booklet will continued to be updated with implementation specific details of the processor.

The final report document content will be started (structure already laid out).

Date(s) of supervisory meeting(s) since last Highlight:

12/03/18 (bi-weekly highlight meeting)

Notes from supervisory meeting(s) held since last Highlight:

RC6: Confirmation that PUSH/POP concepts will be split into 2 instructions due to limited complexity of the processor core.

PRCO304: Highlight Report 7

Name: Ben Lancaster

Date: 21/03/2018

Active project stage:

(EXTENDED) Stage 2.3: Core: GPIO, Communication .

(ON-TIME) Stage 3.2: Compiler: Assembler. (ON-TIME) Stage 3.3: Compiler: Verification.

Review of work undertaken:

HALT behaviour has been added.

(ON-TIME) Stage 3.2: Compiler: Assembler.

Compiler can now produce code generation for function x86 style stack frames, where the stack pointer and base pointer are pushed/popped to the stack when entering/exiting a function. This is the foundation for code generating passed and local parameters. An example is shown in section 7.3.2.

(ON-TIME) Stage 3.3: Compiler: Verification.

For the first time, the compiler output has been run on the processor. Two simple programs were run: one to test addition, and the other to test calling functions (without parameters). After fixing some bugs around the JMP instruction behaviour on the processor, both programs were able to run successfully.

Risks and Challenges:

Urgent risks:

New risks:

Existing risks:

RC6: UART FIFO fills up too quickly, resulting in bad output.

Resolved risks:

RC5: Complex memory operations (PUSH, POP) may require multiple instructions. Core will not support PUSH/POP as they are too complex. Compiler will output 2 instructions to emulate a PUSH/POP.

Plan of work for the next week:

Compiler language control statements such as IF and FOR need to be parsed and codegen'd. This is a requirement for the demo (iterating over contiguous memory and printing to UART?).

The processor specification/reference booklet will continued to be updated with implementation specific details of the processor.

The final report document will continued to be updated.

Date(s) of supervisory meeting(s) since last Highlight:


12/03/18 (bi-weekly highlight meeting)

Notes from supervisory meeting(s) held since last Highlight:


RC6: Confirmation that PUSH/POP concepts will be split into 2 instructions due to limited complexity of the processor core.

Highlight Attachments

Highlight 5



(a) Oscilloscope measurement of the *q_debug_instr_clk* signal running on the MiniSpartan6+ development board.



(b) Xilinx iSim simulation view of the *q_debug_instr_clk* signal.

Figure 7.1: Initial real-hardware implementation on the MiniSpartan6+ (XC6SLX9-3FTG256) development board showing timing of the *q_debug_instr_clk* signal. This signal is a 1 clock pulse indicating the start of an instruction cycle. In this example, instructions: MOVI \$10, %Ra; MOVI \$10, %Rb; and CMP %Rc, %Ra, %Rb followed by 6 NOP instructions, are used.

We can see that both implementations have a matching 660ns delay between instruction cycles for the same instructions, indicating that the real-hardware FPGA implementation is working correctly.

Highlight 7

Compiler input file contents:

```
1 def foo() {
2     10 + 1;
3     }
4     def main() {
6     32;
7     foo();
8     }
```

Compiler output machine code disassembly (pre-optimisation, post assembling):

```
0x00
             ADDI
                      $-1,
                                        4fff
                                                  Function/sf entry
                               Sp
   0x01
                               +0(Sp)
             SW
                      Вp,
                                        16e0
                                                  (null)
2
            VOM
   0x02
                               Sp
                                        1ee0
                                                  main
                      Вp,
3
   0x03
            IVOM
                      $20,
                               Ax
                                        2020
                                                  NUMBER
4
   0x04
                                        2209
            IVOM
                      $9,
                               Cx
                                                  Create return address
   0x05
            ADDI
                      $-1,
                                        4fff
                                                  (null)
                               Sp
   0x06
            SW
                      Cx,
                               +0(Sp)
                                        12e0
                                                  PUSH
   0x07
            IVOM
                      $d,
                               Cx
                                        220d
                                                  call
8
   80x0
             JMP
                      Cx
                                        6200
                                                  JMP
                                                  Function/sf exit
   0x09
             VOM
                      Sp,
                               Вр
                                        1fc0
10
                               +0(Sp)
                                                  POP
   0x0A
             LW
                      Вp,
                                        0ee0
11
                                        4f01
   0x0B
             ADDI
                      $+1,
                               Sp
                                                  (null)
12
   0x0C
            HALT
                                        9000
                                                  MAIN HALT
13
14
   0x0D
             ADDI
                      $-1,
                               Sp
                                        4fff
                                                  Function/sf entry
15
                               +0(Sp)
   0x0E
             SW
                      Вp,
                                        16e0
                                                  (null)
16
   0x0F
                               Sp
                                        1ee0
                                                  foo
             VOM
                      Вp,
^{17}
                                        200a
   0x10
            IVOM
                      $a,
                               Ax
                                                  NUMBER
18
             ADDI
                                        4fff
   0x11
                      $-1,
                               Sp
                                                  (null)
19
   0x12
             SW
                      Ax,
                               +0(Sp)
                                        10e0
                                                  PUSH
20
   0x13
            IVOM
                      $1,
                               Ax
                                        2001
                                                  NUMBER
21
                               +0(Sp)
                                                 POP
   0x14
            LW
                      Cx,
                                        0ae0
22
                                        4f01
   0x15
             ADDI
                      $+1,
                               Sp
                                                  (null)
23
                                        4040
                                                  BIN ADD
   0x16
             ADD
                               Cx
                      Ax,
24
   0x17
            MOV
                               Вр
                                        1fc0
                                                  Function/sf exit
                      Sp,
25
                               +0(Sp)
                                                  POP
   0x18
            LW
                                        0ee0
                      Вp,
26
   0x19
             ADDI
                      $+1,
                               Sp
                                        4f01
                                                  (null)
27
   0x1A
             LW
                      Cx,
                               +0(Sp)
                                        0ae0
                                                  POP
28
             ADDI
                      $+1,
                                        4f01
                                                  (null)
   0x1B
                               Sp
29
   0x1C
             JMP
                      Cx
                                        6200
                                                  FUNC RETURN to CALL
```

7.3.3 Project Management Kanban Board

7.3.3 Project Management Kanban Board




Figure 7.2: Project Kanban board showing the status of different tasks of the project, processor core, and compiler. In addition, their requirements are shown (*core-deliverable* and *extended-deliv*), their task status (open, closed, merged), and who is assigned to each task. This kanban board can viewed at: https://github.com/bendl/prco304/projects/1.

7.4 Appendix C. Other Documents

7.4.1 Compiler Functional Requirements




Figure 7.3: PRCO304 compiler Functional requirements and their technical implementation requirements. This diagram shows the technical implementation dependencies of each feature required by the compiler.

Starting at F1, we can see that the compiler needs to support strings, numbers, and arithmetic and text symbols, in order to support more complex features, such as user-defined variables. With F5, to support user-defined program flow, such as if and for loops, we need the compiler to first support primitive jumping and comparison features. The higher up the functional requirement list, the more technical implemented features need to be present in order to support the feature. The highest functional requirement, F7, will allow users to encapsulate programs into multiple functions, but in order to support this, the compiler must first implement program code, such as if(x) then y else z.

Structuring technical requirements in this format allows for better visualisation of their technical dependencies which leads to better informed time allocations for each task.

7.4.2 Compiler Sequence Diagram




Figure 7.4: UML sequence diagram for the PRCO304 compiler.