FPGA-based RISC Microprocessor and Compiler (Rev. 1.00)

PRCO304 - Final Stage Computing Project

Ben Lancaster 10424877 March 12, 2018

Revision History

Table 1: Document revisions.

Date	Version	Changes
11/03/2018	1	Initial section outline.

Abstract

ben

Ben Lancaster 10424877

Table of Contents

Lis	st of Figures	3		
Lis	List of Tables			
1	Introduction			
2	2 Background 2.1 Current Implementations			
3	Objectives	4		
4	Legal and Ethical Considerations4.1 Privacy4.2 Fit for Purpose4.3 Third-party Libraries4.4 Generated Code	5 5 5 5 5		
5	Project Management	5		
6	Requirements	5		
7	High Level Design	6		
8	Testing and Verification	6		
9	Conclusion	6		
10	10.1 Appendix A. PRCO Core Reference Guide	6 6 6		
Li	ist of Figures			
	1 test	6		
Li	ist of Tables			
	1 Document revisions	1		

1. INTRODUCTION PRCO304 (Rev. 1.00)

- 1 Introduction
- 2 Background
- 2.1 Current Implementations
- 3 Objectives

Ben Lancaster 10424877 Page 4

4 Legal and Ethical Considerations

4.1 Privacy

The PRCO304 processor will be able to read and write to all data passing through it and control all connected peripherals (such as UARTs, SDRAMs, and SD Cards). The processor does not track or store usage behaviour, instructions and their frequency, memory contents, or timing statistics, or any other usage metric.

4.2 Fit for Purpose

The PRCO304 processor is not designed to run general purpose operating systems, such as Linux or embedded RTOS systems. All memory devices attached to the FPGA are fully accessible to the processor core and instructions/programs running through it, meaning that operating systems or secure applications storing private and sensitive information is not protected by modern processor features such as privilege modes and virtual memory sections. The processor lacks common components required to run modern operating systems, such as a memory management unit (MMU) and privilege modes, and so should not be run on the processor.

The PRCO304 processor is not designed to run in high-reliability or safety-critical environments that require established safety standards, such as the UK Defence Standard 00-56 (?) and IEC 61508 (?).

The PRCO304 processor, by design, should be used as a replacement for a simple micro-controller accompanying a main processing module.

4.3 Third-party Libraries

This project uses only 1 external library for the processor core's universal asynchronous receiver-transmitter (UART) module that does not depend on any other libraries. This allows me to guarantee that: the project rights are secure; and application behaviour is well-defined and predictable (no exploits introduced/injected from external libraries). The UART module does feature a large first-in-first-out (FIFO) buffer for temporary storage of in- and out- going messages. This FIFO is internal to the FPGA design and so is protected from external viewing/modification by probing the board in which the core is running on.

The compiler sub-project does not use any external library dependencies, does not record telemetry or usage statistics, and does not require an internet connection to run.

4.4 Generated Code

The code generated by the compiler is **not guaranteed** to:

- produce constant time executable code for expressions. For example, the compiler output for an *if* statement may implicitly vary depending on the it's, which may have been optimised out, constant-folded, or without-optimisation. This also applies for user code aiming to create reliable and accurate time delay loops; although the processor does not perform optimisations such as instruction caching or branch prediction, access to memory and ALU operations may vary in time.
- produce code for secure-environments. The compiler will not randomise, obfuscate, or split-up and spread, output code. Output machine code will be in a predictable format (global variables in low-memory, instruction memory in middle-memory, and stack memory in high-memory) making the binary easily subject to reverse-engineering and modification.

5 Project Management

6 Requirements

Ben Lancaster 10424877 Page 5

7 High Level Design




Figure 1: test

- 7.1 Registers
- 7.2 Pipeline Architecture
- 8 Testing and Verification
- 9 Conclusion
- 10 Appendices
- 10.1 Appendix A. PRCO Core Reference Guide
- 10.2 Appendix B. PRCO Compiler Reference Guide
- 10.3 Appendix C. Project Initiation Document