# Highlight Report Document (Rev. 3.00)

PRCO304 - FPGA-based RISC microprocessor

**Ben Lancaster** February 20, 2018

# **Revision History**

Table 1: Document revisions.

Date	Highlight	Changes
20/02/2018	3	Highlight report 3. Added Risks & Challenges section. Changed header (right) title.
14/02/2018	2	Highlight report 2.
06/02/2018	1	Highlight report 1.

# **Table of Contents**

1	Higl	Highlight Reports					
	1.1	Highlight Report 1	3				
	1.2	Highlight Report 2	4				
	1.3	Highlight Report 3	5				
2	Risk	s and Challenges	6				
	2.1	Project Management	6				
	2.2	CPU Core	6				
	2.3	Compiler	6				
		Other					

Page 2

# 1 Highlight Reports

# 1.1 Highlight Report 1

PRCO304: Highlight Report 1

Name: Ben Lancaster

**Date:** 06/02/2018

Active project stage: Stage 1.1: Research and Requirement Gathering

#### Review of work undertaken:

This week was assigned to work on stage 1.1: Research and requirement gathering.

#### Research and requirement gathering:

Research into existing soft-core processor designs has been started to identify their features, targets, and advantages and disadvantages. Key existing soft-core processors found are:

- Xilinx' MicroBlaze: a 32-bit Xilinx FPGA embeddable core capable of running operating systems, like Linux. Exposes a configurable GUI to customise the build of the processor to suit designers requirements (like number of GPIO, interrupts, timers, etc.).
- ARM Cortex-A9: a 32-bit Xilinx and Altera FPGA core. Features out-of-order execution, compatible with existing ARM Thumb2 C compilers, and multi-core processing.

I have used this research to aim my soft-core processor's requirements and architecture. To document and finalize my processors design and requirements, I have started a processor specification and reference document. This document outlines the processors features, architecture, compatibility, and instructions.

#### Additional progress:

- Version control set up for documentation, highlight reports, and code bases.

# **Risks and Challenges:**

Urgent risks:

New risks:

Existing risks:

RC4: Schedule overrun. A gantt time chart has been created to better visualize task durations and requirements.

#### Plan of work for the next week:

Work will begin on Stage 1.2: Core high level design.

Finalised specifications and architecture of the soft-core processor will be put into a processor specification and reference document.

Architecture, control, pipelines, will be visualised in this document.

# Date(s) of supervisory meeting(s) since last Highlight:

This is the 1st highlight report.

30/01/18 - An introductory meeting was held to discuss the project initiation document (PID) and gain feedback on the project.

### Notes from supervisory meeting(s) held since last Highlight:

Ensure risks are carefully explored and project core deliverables are realistic and achievable.

# 1.2 Highlight Report 2

PRCO304: Highlight Report 2

Name: Ben Lancaster

**Date:** 15/02/2018

Active project stage: Stage 1.2: Core high level design

#### Review of work undertaken:

This week was assigned to work on stage 1.2: Core high level design. gathering.

#### Core high level design:

I have spent this week defining a processor specification and creating a processor specification/reference guide booklet (see attached). This booklet will contain both high-level and technical details regarding the design and implementation of the processor, including: register sets, control and pipelining strategies, the ISA and each instruction, and the compiler and how to use it.

This booklet will be developed over the life cycle of the project. Although the specification has been clearly defined, the booklet will be incrementally updated as processor features/requirements are added to the implementation (such as instructions, modules, and compiler features).

Currently the reference booklet contains: register set definitions, several primitive instructions, and a brief introduction to instruction cycle timing.

### Risks and Challenges:

Urgent risks:

New risks:

Existing risks:

RC4: Schedule overrun. A gantt time chart has been created to better visualize task durations and requirements.

Resolved risks:

RC4: Schedule overrun. A gantt time chart has been created to better visualize task durations and requirements. (See attached time management chart indev.)

#### Plan of work for the next week:

Work will begin on Stage 2.0: Core dev. Register set implementation.

The register set module will be implemented in Verilog for the processor. Unit tests will be created to verify the timing/behaviour of the module.

The processor specification/reference booklet will be updated to describe how the register set has been implemented in the processor.

#### Date(s) of supervisory meeting(s) since last Highlight:

08/02/18 15:00 - 15:40

#### Notes from supervisory meeting(s) held since last Highlight:

Discussion included comparing existing processor's (ARM, x86) features (privileged instructions, interrupts, IO, variable-length ISA) and designs (ISA and pipelining) to this processor.

# 1.3 Highlight Report 3

PRCO304: Highlight Report 3

Name: Ben Lancaster

**Date:** 20/02/2018

**Active project stage:** Stage 2.0: Core Register-set Implementation.

#### Review of work undertaken:

This week was assigned to work on stage 2.0: Core Register-set Implementation.

#### **Core Register-set Implementation:**

Good progress has been made implementing the PRCO processor's register set in Verilog. The register set consists of 8 16-bit wide general purpose registers labelled rA through rH in duel-port read and single-port write.

Implementation progress is approximately 1 week ahead of schedule. Because of this, work has also been done on the decoder and ALU modules.

Consideration of the control/sequencing pipeline has been considered. The pipeline needs to work for time-varying functions (such as memory writes). The current plan is to give each module outputs to signal when it has finished so the following module can safely read in data and operate on it. A handshake between modules currently seems overkill due to the relatively simple structure but may be considered later in the project.

#### **Risks and Challenges:**

#### Urgent risks:

New risks:

RC5: Complex memory operations (PUSH, POP) may require multiple instructions. PUSH/POP might be split into: (1) Inc/dec stack pointer; (2) Read RAM[stack pointer]. The compiler will be able to resolve this issue.

### Existing risks:

Resolved risks:

#### Plan of work for the next week:

Work will begin on Stage 2.1: Core dev. Decoder implementation.

Some progress has already made but the decoder is not finished.

The processor specification/reference booklet will continued to be updated with implementation specific details of the processor.

#### Date(s) of supervisory meeting(s) since last Highlight:

13/02/18 09:40

#### Notes from supervisory meeting(s) held since last Highlight:

This discussions was over email; it was decided that a physical meeting would not be beneficial as the current project stage was starting the *PRCO Processor Reference Guide* booklet. Progress on the booklet was shared and a brief overview of the Register-set and Decoder implementation.

Page 5 Ben Lancaster 10424877

# 2 Risks and Challenges

Urgent risks New risks Existing risks Resolved risks

# 2.1 Project Management

• RC4: Schedule overrun. A gantt time chart has been created to better visualize task durations, requirements, and dependencies.

# 2.2 CPU Core

• RC5: Complex memory operations (PUSH, POP) may require multiple instructions. PUSH/POP might be split into: (1) Inc/dec stack pointer; (2) Read RAM[stack pointer]. The compiler will be able to resolve this issue.

# 2.3 Compiler

There are currently no risks/challenges for the compiler.

#### 2.4 Other

There are currently no additional risks/challenges.

Page 6 Ben Lancaster 10424877