# Multi-core RISC Processor Design and Implementation (Rev. 2.02)

ELEC5881M - Final Report

#### Ben David Lancaster

Student ID: 201280376

Submitted in accordance with the requirements for the degree of Master of Science (MSc) in Embedded Systems Engineering

Supervisor: Dr. David Cowell Assessor: Mr David Moore

### University of Leeds

School of Electrical and Electronic Engineering

July 24, 2019

Word count: 4689

#### Abstract

This interim report details the 4-month progress on a project to design, implement, and verify, a multi-core FPGA RISC processor. The project has been split into two stages: firstly to build a functional single-core RISC processor, and then secondly to add multiprocessor principles and functionality to it.

Current multiprocessor and network-on-chip communication methods have been discussed and how they could be included in this multi-core RISC design. To-date, a 16-bit instruction set architecture has been designed featuring common load/store instructions, comparison, and bitwise operations. A single-core processor has been implemented in Verilog and verified using simulations/test benches running various simple software programs.

Future tasks have been planned and will focus on the second stage of the project. Work will start on designing a loosely coupled multiprocessor communication interface and bringing them to the single-core processor.

## **Revision History**

Date	Version	Changes	
10/04/2019 2.02 Update future stages.			
05/04/2019	2.01	Fix processor RTL diagram.	
04/04/2019	2.00	Initial processor RTL diagram.	
01/04/2019	1.00	Initial section outline.	

Document revisions.

## Declaration of Academic Integrity

The candidate confirms that the work submitted is his/her own, except where work which has formed part of jointly-authored publications has been included. The contribution of the candidate and the other authors to this work has been explicitly indicated in the report. The candidate confirms that appropriate credit has been given within the report where reference has been made to the work of others.

This copy has been supplied on the understanding that no quotation from the report may be published without proper acknowledgement. The candidate, however, confirms his/her consent to the University of Leeds copying and distributing all or part of this work in any forms and using third parties, who might be outside the University, to monitor breaches of regulations, to verify whether this work contains plagiarised material, and for quality assurance purposes.

The candidate confirms that the details of any mitigating circumstances have been submitted to the Student Support Office at the School of Electronic and Electrical Engineering, at the University of Leeds.

Name: Ben David Lancaster

Date: July 24, 2019

# Table of Contents

1	Me	mory Mapping	5
	1.1	Memory Map	6
	1.2	Special Registers	7
2	Inte	errupts	8
	2.1	Why Interrupts?	8
	2.2	Hardware Implementation	8
		2.2.1 Context Switching	8
	2.3	Software Interface	9
		2.3.1 Interrupt Vector (0x0100-0x0107)	9
		2.3.2 Interrupt Mask (0x0108)	9
		2.3.3 Software Example	10
	2.4	Design Improvements	10
3	Per	ipherals	11
	3.1	GPIO Interface	11
	3.2	Timer with Interrupt	11
	3.3	UART Interface	11
4	Sys	tem-on-Chip Layout	<b>12</b>
5	Inte	erconnect	13
	5.1	Introduction	13
	5.2	Overview	13
		5.2.1 Design Considerations	14
	5.3	Interconnect Interface	14
		5.3.1 Master to Slave Interface	14
		5.3.2 Variable Core Support	14
	5.4	Shared Bus Arbitration	14
6	Ana	alysis & Results	<b>16</b>
Δ	nner	dices	17

A	Configuration Options	<b>17</b>
	A.1 SoC Options	17
	A.2 Core Options	17
	A.3 Peripheral Options	18
В	Code Listing	19
	B.1 top_ms.v	19

# Memory Mapping

	1.1	Memory Map	6
	1.2	Special Registers	7
	The	Vmicro16 processor uses a memory-mapping scheme to communicate with peripheral	S
an	d oth	er cores.	

## 1.1 Memory Map




Figure 1.1: Memory map showing addresses of various memory sections.

### 1.2 Special Registers

From the software perspective, it is important for both the developer and software algorithms to know the target system's architecture to better utilise the resources available to them. Software written for one architecture with N cores must also run on an architecture with M cores. To enable such portability, the software must query the system for information such as: number of processor cores and the current core identifier. Without this information, the developer would be required to produce software for each individual architecture (e.g. an Intel i5 with 4 cores or an Intel i7 with 8 cores, or an NVIDIA GTX 970 with.




Figure 1.2: Vmicro16 Special Registers layout (0x0080 - 0x008F).

## Interrupts

2.1	Why I	nterrupts?			
2.2	2 Hardware Implementation				
	2.2.1	Context Switching			
2.3	Softwa	re Interface			
	2.3.1	Interrupt Vector $(0x0100-0x0107)$			
	2.3.2	Interrupt Mask (0x0108)			
	2.3.3	Software Example			
2.4	Design	Improvements			

This section describes the design, considerations, and implementation, of interrupt functionality within the Vmicro16 processor.

## 2.1 Why Interrupts?

Interrupts are used to enable asynchronous behaviour within a processor.

Interrupts are commonly used to signal actions from asynchronous sources, for example an input button or from a UART receiver signalling that data has been received.

## 2.2 Hardware Implementation

#### 2.2.1 Context Switching

When acting upon an incoming interrupt the current state the processor must be saved so that changes from the interrupt handler, such as register writes and branches, do not affect the current state. After the interrupt handler function signals it has finished (by using the *Interrupt Return* intr instruction) the saved state is restored. In the case of the Vmicro16 processor, the program counter r\_pc[15:0] and register set regs instance are the only states that are saved. Going forth, the terms *normal mode* and *interrupt mode* are used to describe what registers the processor should use when executing instructions.

When saving the state, to avoid clocking 128 bits (8 registers of 16 bits) into another register (which would increase timing delays and logic elements), a dedicated register set for the interrupt mode (regs\_isr) is multiplexed with the normal mode register set (regs). Then depending on

the mode (identified by the register regs\_use\_int) the processor can easily switch between the two large states without significantly affecting timing.

The timing diagram in Figure 2.1 visually describes this process.



Figure 2.1: Time diagram showing the TIMR0 peripheral emitting a 1us periodic interrupt signal (out) to the processor. The processor acknowledges the interrupt (int\_pending\_ack) and enters the interrupt mode (regs\_use\_int) for a period of time. When the interrupt handler reaches the Interrupt Return instruction (indicated by w\_intr) the processor returns to normal mode and restores the normal state.

#### 2.3 Software Interface

To enable software to




Figure 2.2: The interrupt vector consists of eight 16-bit values that point to memory addresses of the instruction memory to jump to.

#### 2.3.1 Interrupt Vector (0x0100-0x0107)

The interrupt vector is a per-core register that is used to store the addresses of interrupt handlers. An interrupt handler is simply a software function residing in instruction memory that is branched to when a particular interrupt is received.

#### 2.3.2 Interrupt Mask (0x0108)

The interrupt mask is a per-core register that is used to mask/listen specific interrupt sources. This enables processing cores to individually select which interrupts they respond to. This allows for multi-processor designs where each core can be used for a particular interrupt source,



Figure 2.3: Interrupt Mask register (0x0108). Each bit corresponds to an interrupt source. 1 signifies the interrupt is enabled for/visible to the core. Bits [7:2] are left to the designer to assign.

improving the time response to the interrupt for time critical programs. The Interrupt Mask register is an 8-bit read/write register where each bit corresponds to a particular interrupt source and each bit corresponds with the interrupt handler in the interrupt vector.

#### 2.3.3 Software Example

To better understand the usage of the described interrupt registers, a simple software program is described below. The following software program produces a simple and power efficient routine to initialise the interrupt vector and interrupt mask.

```
2
3
4
       // create 0x100 value by left shifting 1 8 bits
5
              r1, #0x1
       movi
6
               r2, #0x8
7
       movi
8
       lshft
               r1, r2
9
       // write isr0 address to vector[0]
10
               r0, r1
11
       // enable all interrupts by writing 0x0f to 0x108
12
               r0, #0x0f
13
       movi
               r0, r1 + #0x8
       SW
14
                            // enter low power idle state
       halt
15
16
17
   isr0:
                            // arbitrary name
18
       movi
               r0, #0xff
                              do something
19
                              return from interrupt
```

A more complex example software program utilising interrupts and the TIMR0 interrupt is described in section ??.

## 2.4 Design Improvements


The hardware and software interrupt design have changed throughout the projects cycle. In initial versions of the interrupt implementation, the software program, while waiting for an interrupt, would be in a tight infinite loop (branching to the same instruction). This resulted in the processor using all pipeline stages during this time. The pipeline stages produce many logic transitions and memory fetches which raise power consumption and temperatures. This is quite noticeable especially when running on the Spartan-6 LX9 FPGA.

To improve this, it was decided to implement a new state within the processor's state machine that, when entered, did not produce high frequency logic transitions or memory fetches. The HALT instruction was modified to enter this state and the only way to leave is from an interrupt or top-level reset. This removes the need for a software infinite loop that produces high frequency logic transitions (decoding, ALU, register reads, etc.) and memory fetches.


# Peripherals

3.1	GPIO Interface	1
3.2	Timer with Interrupt	1.
3.3	UART Interface	1


### 3.1 GPIO Interface



## 3.2 Timer with Interrupt



### 3.3 UART Interface



# System-on-Chip Layout

The Vmicro16 processor uses





Figure 4.1:

# Interconnect

5.1	Introd	uction	13
5.2	Overvi	iew	13
	5.2.1	Design Considerations	14
5.3	Interco	onnect Interface	14
	5.3.1	Master to Slave Interface	14
	5.3.2	Variable Core Support	14
5.4	Shared	l Bus Arbitration	14

### 5.1 Introduction

### 5.2 Overview



#### 5.2.1 Design Considerations

#### 5.3 Interconnect Interface

#### 5.3.1 Master to Slave Interface

20	19	18 17 16	15	0	
LE	SE	CORE_ID	Address		PADDR[20:0]
			Write data		PWDATA[15:0]
			Read Data		PRDATA[15:0]
				$\overline{\mathrm{WE}}$	PWRITE[0:0]
				EN	PENABLE[0:0]

#### 5.3.2 Variable Core Support

```
[MASTER_PORTS*BUS_WIDTH-1:0] S_PADDR,
input
                                          S_PWRITE,
           [MASTER_PORTS-1:0]
input
           [MASTER_PORTS-1:0]
                                          S_PSELx,
input
           [MASTER_PORTS-1:0]
                                          S_PENABLE,
input
           [MASTER_PORTS*DATA_WIDTH-1:0] S_PWDATA,
input
output reg [MASTER_PORTS*DATA_WIDTH-1:0] S_PRDATA,
output reg [MASTER_PORTS-1:0]
                                          S_PREADY,
```

Figure 5.1: Variable size inputs and outputs to the interconnect.



#### 5.4 Shared Bus Arbitration

Lorem ipsum dolor sit amet, consectetuer adipiscing elit. Ut purus elit, vestibulum ut, placerat ac, adipiscing vitae, felis. Curabitur dictum gravida mauris. Nam arcu libero, nonummy eget, consectetuer id, vulputate a, magna. Donec vehicula augue eu neque. Pellentesque habitant morbi tristique senectus et netus et malesuada fames ac turpis egestas. Mauris ut leo. Cras viverra metus rhoncus sem. Nulla et lectus vestibulum urna fringilla ultrices. Phasellus eu tellus sit amet tortor gravida placerat. Integer sapien est, iaculis in, pretium quis, viverra ac, nunc. Praesent eget sem vel leo ultrices bibendum. Aenean faucibus. Morbi dolor nulla, malesuada eu, pulvinar at, mollis ac, nulla. Curabitur auctor semper nulla. Donec varius orci eget risus. Duis nibh mi, congue eu, accumsan eleifend, sagittis quis, diam. Duis eget orci sit amet orci dignissim rutrum.

Nam dui ligula, fringilla a, euismod sodales, sollicitudin vel, wisi. Morbi auctor lorem non justo. Nam lacus libero, pretium at, lobortis vitae, ultricies et, tellus. Donec aliquet, tortor sed accumsan bibendum, erat ligula aliquet magna, vitae ornare odio metus a mi. Morbi ac orci et nisl hendrerit mollis. Suspendisse ut massa. Cras nec ante. Pellentesque a nulla. Cum sociis

natoque penatibus et magnis dis parturient montes, nascetur ridiculus mus. Aliquam tincidunt urna. Nulla ullamcorper vestibulum turpis. Pellentesque cursus luctus mauris.

# Analysis & Results

# Appendix A

# **Configuration Options**

A.1	SoC Options	17
A.2	Core Options	17
A.3	Peripheral Options	18
B.1	top_ms.v	19

The following configuration options are defined in  ${\tt vmicro16\_soc\_config.v.}$ 

### A.1 SoC Options

Macro	Default	t Purpose	
CORES	4	Number of CPU cores in the SoC	
SLAVES	7	Number of peripherals	

Table A.1: SoC Configuration Options

## A.2 Core Options

Macro	Default	Purpose
DATA_WIDTH	16	Width of CPU registers in bits
DEF_CORE_HAS_INSTR_MEM	//	Enable a per core instruction memory cache
DEF_MEM_INSTR_DEPTH	64	Instruction memory cache per core
DEF_MEM_SCRATCH_DEPTH	64	RW RAM per core
DEF_ALU_HW_MULT	1	Enable/disable HW multiply (1 clock)
$FIX_{-}T3$	//	Enable a T3 state for the APB transaction

Table A.2: Core Options

## A.3 Peripheral Options

Macro	Default	Purpose
APB_WIDTH		AMBA APB PADDR signal width
APB_PSELX_GPIO0	0	GPIO0 index
APB_PSELX_UART0	1	UART0 index
APB_PSELX_REGS0	2	REGS0 index
APB_PSELX_BRAM0	3	BRAM0 index
APB_PSELX_GPIO1	4	GPIO1 index
APB_PSELX_GPIO2	5	GPIO2 index
APB_PSELX_TIMR0	6	TIMR0 index
APB_BRAM0_CELLS	4096	Shared memory words
$DEF\_MMU\_TIM0\_S$	16'h0000	Per core scratch memory start/end address
$DEF\_MMU\_TIM0\_E$	16'h007F	"
DEF_MMU_SREG_S	16'h0080	Per core special registers start/end address
DEF_MMU_SREG_E	16'h008F	"
$DEF\_MMU\_GPIO0\_S$	16'h0090	Shared GPIOn start/end address
$DEF\_MMU\_GPIO0\_E$	16'h0090	"
DEF_MMU_GPIO1_S	16'h0091	"
DEF_MMU_GPIO1_E	16'h0091	"
DEF_MMU_GPIO2_S	16'h0092	"
DEF_MMU_GPIO2_E	16'h0092	"
DEF_MMU_UART0_S	16'h00A0	Shared UART start/end address
DEF_MMU_UART0_E	16'h00A1	"
$DEF\_MMU\_REGS0\_S$	16'h00B0	Shared registers start/end address
DEF_MMU_REGS0_E	16'h00B7	"
DEF_MMU_BRAM0_S	16'h1000	Shared memory with global monitor start/end address
DEF_MMU_BRAM0_E	16'h1FFF	"
$DEF\_MMU\_TIMR0\_S$	16'h0200	Shared timer peripheral start/end address
DEF_MMU_TIMR0_E	16'h0202	"

Table A.3: Peripheral Options

## Appendix B

# Code Listing

### B.1 top\_ms.v

The top level implementation file is described here.

```
`include "vmicro16_soc_config.v"
`include "clog2.v"
`include "formal.v"
 4
       // APB wrapped vmicro16_bram
module vmicro16_bram_apb # (
    parameter BUS_WIDTH =
    parameter MEM_WIDTH =
    parameter MEM_DEPTH =
10
                                                       = 16,
11
              parameter APB_PADDR
parameter USE_INITS
parameter NAME
13
                                                       = 0,
                                                       = 0,
= "BRAM",
14
15
              parameter CORE_ID
                                                       = 0
       ) (
17
               input clk,
18
               input reset,
// APB Slave to master interface
input [`clog2(MEM_DEPTH)-1:0] S_PADDR,
S_PWRITE
20
21
                                                                        S_PWRITÉ,
                                                                       S_PSELx,
S_PENABLE,
               input
              input
input [BUS_WIDTH-1:0]
24
                                                                        S_PWDATA,
               output [BUS_WIDTH-1:0]
                                                                        S PRDATA.
27
                                                                        S_PREADY
              output
              wire [MEM_WIDTH-1:0] mem_out;
30
31
              assign S_PRDATA = (S_PSELx & S_PENABLE) ? mem_out : 16'h0000;
assign S_PREADY = (S_PSELx & S_PENABLE) ? 1'b1 : 1'b0;
assign we = (S_PSELx & S_PENABLE & S_PWRITE);
33
34
              always @(*)
   if (S_PSELx && S_PENABLE)
        $display($time, "\t\t%s => %h", NAME, mem_out);
37
38
              always @(posedge clk)
   if (we)
40
41
                             $display($time, "\t\t%s[%h] <= %h", NAME,
S_PADDR, S_PWDATA);</pre>
44
               vmicro16_bram #
                      .MEM_WIDTH .MEM_DEPTH
                                           (MEM_WIDTH), (MEM_DEPTH),
47
                      .NAME
.USE_INITS
.CORE_ID
                                            (NAME),
48
50
              ) bram_apb (
51
                      .clk
                                            (clk),
                      .reset
                                           (reset),
                                           (S_PADDR), (S_PWDATA), (we),
                      .mem_addr
                      .{\tt mem\_in}
                      .mem_we
```

```
.mem_out
                                         (mem_out)
              );
 59
        endmodule
 60
        module timer_apb # (
    parameter CLK_HZ = 50_000_000
 62
 63
 64
 65
               input clk,
 66
               input reset,
 67
 68
               input clk_en,
 69
              // 0 16-bit value R/W
// 1 16-bit control R
// 2 16-bit prescaler
input [1:0]
 70
                                                      b0 = start, b1 = reset
  72
               input
 73
                                                                   S_PADDR,
  74
 75
               {\tt input}
                                                                   S_PWRITE,
                                                                   S_PSELx,
 76
               input input
                                                                   S_PENABLE,
 78
                                 [`DATA_WIDTH-1:0]
                                                                   S_PWDATA,
 79
               output reg [`DATA_WIDTH-1:0]
                                                                   S_PRDATA,
 80
                                                                   S_PREADY,
 82
               output out,
 83
               output [`DATA_WIDTH-1:0] int_data
 84
 85
        );
              //assign S_PRDATA = (S_PSELx & S_PENABLE) ? swex_success ? 16'hF0F0 : 16'h0000;
assign S_PREADY = (S_PSELx & S_PENABLE) ? 1'b1 : 1'b0;
wire en = (S_PSELx & S_PENABLE);
wire we = (en & S_PWRITE);
 86
 87
 88
 89
 90
               reg [`DATA_WIDTH-1:0] r_counter = 0;
reg [`DATA_WIDTH-1:0] r_load = 0;
reg [`DATA_WIDTH-1:0] r_pres = 0;
 91
 92
 93
               reg ['DATA_WIDTH-1:0] r_ctrl = 0;
 95
               localparam CTRL_START = 0;
localparam CTRL_RESET = 1;
localparam CTRL_INT = 2;
 96
 98
 99
               localparam ADDR_LOAD = 2'b00;
100
              localparam ADDR_CTRL = 2'b01;
localparam ADDR_PRES = 2'b10;
101
102
103
               always @(*) begin
S_PRDATA = 0;
104
105
                     if (en)
106
107
                            case(S_PADDR)
                                  ADDR_LOAD: S_PRDATA = r_counter;
ADDR_CTRL: S_PRDATA = r_ctrl;
//ADDR_CTRL: S_PRDATA = r_pres;
108
109
110
111
                                   default: S_PRDATA = 0;
                            endcase
112
               end
113
114
               // prescaler counts from r_pres to 0, emitting a stb signal
// to enable the r_counter step
reg [`DATA_WIDTH-1:0] r_pres_counter = 0;
115
116
               wire counter_en = (r_pres_counter == 0);
always @(posedge clk)
    if (r_pres_counter == 0)
118
119
120
121
                            r_pres_counter <= r_pres;
                     else
122
123
                           r_pres_counter <= r_pres_counter - 1;
124
              always @(posedge clk)
   if (we)
125
126
                            case(S_PADDR)
127
                                  // Write to the load register:
// Set load register
// Set counter register
128
129
130
                                  ADDR_LOAD: begin
r_load
r_counter
131
                                                                   <= S_PWDATA;
132
                                         T_counter <= S_PWDATA;
$display($time, "\t\ttimr0: WRITE LOAD: %h", S_PWDATA);
133
134
                                   end
135
                                  end
ADDR_CTRL: begin
   r_ctrl <= S_PWDATA;
   $display($time, "\t\ttimr0: WRITE CTRL: %h", S_PWDATA);</pre>
136
138
139
                                  ADDR_PRES: begin
   r_pres <= S_PWDATA;
   $display($time, "\t\ttimr0: WRITE PRES: %h", S_PWDATA);</pre>
140
141
142
143
144
                           endcase
145
                     else
                            if (r_ctrl[CTRL_START]) begin
146
                                  if (r_counter == 0)
    r_counter <= r_load;</pre>
148
```

```
else if(counter_en)
    r_counter <= r_counter -1;
end else if (r_ctrl[CTRL_RESET])</pre>
149
150
151
                             r_counter <= r_load;
152
153
             // generate the output pulse when r_counter == 0
// out = (counter reached zero && counter star
154
       assign out = (r_counter == 0) && r_ctrl[CTRL_START]; // && r_ctrl[CTRL_INT];
assign int_data = {`DATA_WIDTH{1'b1}};
endmodule
155
156
157
158
159
       // Shared memory with hardware monitor (LWEX/SWEX)
160
161
162
       module vmicro16_bram_ex_apb # (
    parameter BUS_WIDTH = 16
163
             parameter BUS_WIDTH = 16,
parameter MEM_WIDTH = 16,
164
165
                                             = 64,
             parameter MEM_DEPTH = 64,
parameter CORE_ID_BITS = 3,
parameter SWEX_SUCCESS = 16'h0000,
166
167
168
169
            parameter SWEX_FAIL
                                           = 16'h0001
       ) (
170
             input clk,
171
             input reset,
173
             15
174
                                                                   S_PADDR |
175
             input [ APB_WIDTH-1:0]
                                                         S_PADDR,
176
177
                                                          S_PWRITE,
178
             input
                                                          S_PSELx,
S PENABLE.
179
180
             input
                      [MEM_WIDTH-1:0]
             input
181
182
             output reg [MEM_WIDTH-1:0]
                                                          S PRDATA.
183
             output
184
       );
             // exclusive flag checks
wire [MEM_WIDTH-1:0] mem_out;
186
187
                                          swex_success = 0;
188
             reg
189
             localparam ADDR_BITS = `clog2(MEM_DEPTH);
190
191
             // hack to create a 1 clock delay to S_PREADY // for bram to be ready
192
193
             reg cdelay = 1;
194
             always @(posedge clk)
if (S_PSELx)
196
                        cdelay <= 0;
197
198
199
                        cdelay <= 1;
200
             //assign S_PRDATA = (S_PSELx & S_PENABLE) ? swex_success ? 16'hF0F0 : 16'h0000; assign S_PREADY = (S_PSELx & S_PENABLE & (!cdelay)) ? 1'b1 : 1'b0; assign we = (S_PSELx & S_PENABLE & S_PWRITE);
201
202
203
                                   = (S_PSELx & S_PENABLE);
204
             wire
                     en
205
206
             // Similar to:
                  http://infocenter.arm.com/help/index.jsp?topic=/com.arm.doc.dui0204f/Cihbghef.html
207
208
             // mem_wd is the CORE_ID sent in bits [18:16]
localparam TOP_BIT_INDEX = `APB_WIDTH -1;
localparam PADDR_CORE_ID_MSB = TOP_BIT_INDEX - 2;
209
210
211
                                                           = PADDR_CORE_ID_MSB - (CORE_ID_BITS-1);
212
             localparam PADDR_CORE_ID_LSB
213
214
             // [LWEX, CORE_ID, mem_addr] from S_PADDR
                                                               = S_PADDR[TOP_BIT_INDEX];
= S_PADDR[TOP_BIT_INDEX-1];
= S_PADDR[PADDR_CORE_ID_MSB:PADDR_CORE_ID_LSB];
             wire
                                              lwex
215
             216
217
218
219
220
                                              ex_flags_read;
is_locked = |ex_flags_read;
is_locked_self = is_locked && (core_id == (ex_flags_read-1));
221
             wire [CORE_ID_BITS:0]
222
223
224
225
             // Check exclusive access flags
             always @(*) begin
swex_success = 0;
226
227
                   if (en)
228
                        // bug!
if (!swex && !lwex)
229
230
                             swex_success = 1;
231
                        else if (swex)
    if (is_locked && !is_locked_self)
        // someone else has locked it
232
233
234
                              swex_success = 0;
else if (is_locked && is_locked_self)
   swex_success = 1;
235
236
237
             end
238
239
```

```
240
           always @(*)
   if (swex)
241
242
                     if (swex_success)
                          S_PRDATA = SWEX_SUCCESS;
243
244
                     else
                          S_PRDATA = SWEX_FAIL;
245
246
247
                     S_PRDATA = mem_out;
248
           249
250
251
           reg [CORE_ID_BITS:0] reg_wd;
252
           always @(*) begin
   reg_wd = {{CORE_ID_BITS}{1'b0}};
253
254
255
256
                if (en)
                     // if wanting to lock the addr
if (lwex)
257
258
259
                          // and not already locked
                          if (!is_locked) begin
   reg_wd = (core_id + 1);
end
260
261
262
                     else if (swex)
263
                          if (is_locked && is_locked_self)
    reg_wd = {{CORE_ID_BITS}{1'b0}};
264
265
266
267
           // Exclusive flag for each memory cell
268
           vmicro16_bram #
269
                               (CORE_ID_BITS + 1), (MEM_DEPTH),
                .MEM_WIDTH
.MEM_DEPTH
.USE_INITS
270
271
272
273
                 .NAME
                               ("rexram")
           ) ram_exflags (
274
                               (clk),
275
                .reset
                               (reset),
277
                               (mem_addr),
                .mem_addr
278
                               (reg_wd),
279
                .mem_in
280
                .mem_we
                               (reg_we),
                               (ex_flags_read)
281
                .mem out
282
283
           always @(*)
    if (S_PSELx && S_PENABLE)
284
285
                     $display($time, "\t\tBRAMex[%h] READ %h\tCORE: %h", mem_addr, mem_out, S_PADDR[16 +: CORE_ID_BITS]);
286
287
           always @(posedge clk)
288
289
                     $display($time, "\t\tBRAMex[%h] WRITE %h\tCORE: %h", mem_addr, S_PWDATA, S_PADDR[16 +: CORE_ID_BITS]);
290
291
292
           vmicro16_bram #
                .MEM_WIDTH .MEM_DEPTH
                               (MEM_WIDTH),
293
                               (MEM_DEPTH),
294
                .USE_INITS
295
                               ("BRAMexinst")
296
                .NAME
297
           ) bram_apb (
298
                .clk
                               (clk).
                .reset
299
                               (reset),
300
                .mem_addr
                               (mem_addr),
301
302
                .mem_in
                               (S_PWDATA),
303
                 .mem_we
                               (we && swex_success),
304
                .mem out
                               (mem out)
      );
endmodule
305
306
307
308
      module vmicro16_soc (
309
           input clk,
input reset,
310
311
312
313
           //input uart_rx,
           output [`APB_GPI00_PINS-1:0]
output [`APB_GPI01_PINS-1:0]
output [`APB_GPI02_PINS-1:0]
314
                                                  uart tx.
315
                                                  gpio0,
                                                   gpio1,
316
317
                                                  gpio2,
318
           output
                                                   halt,
320
                         [`CORES-1:0]
           output
                                                  dbug0
321
                         [`CORES*8-1:0]
322
           output
                                                  dbug1
323
      );
           genvar di;
324
           generate for(di = 0; di < `CORES; di = di + 1) begin : gen_dbug0
assign dbug0[di] = dbug1[di*8];</pre>
325
326
           end
327
           endgenerate
328
           wire [`CORES-1:0] w_halt;
330
```

```
331
               assign halt = &w_halt;
332
               // Peripherals (master to slave)
wire [^APB_WIDTH-1:0]
333
                                                                  M_PADDR;
334
                                                                  M_PWRITE;
335
                 wire
                 wire [`SLAVES-1:0]
                                                                  M_PSELx;
                                                                                  // not shared
336
                                                                   M_PENABLE;
337
                 wire
                wire [`DATA_WIDTH-1:0] M_PWDATA;
wire [`SLAVES*`DATA_WIDTH-1:0] M_PRDATA; // input to intercon
wire [`SLAVES-1:0] M_PREADY; // input
338
339
340
341
              // Master apb interfaces
wire ['CORES*'APB_WIDTH-1:0]
wire ['CORES-1:0]
wire ['CORES-1:0]
wire ['CORES-1:0]
342
343
                                                                  w_PADDR;
344
                                                                  w_PWRITÉ;
                                                                  w PSELx:
345
                                                                  w_PENABLE;
346
                wire ['CORES*'DATA_WIDTH-1:0]
wire ['CORES*'DATA_WIDTH-1:0]
wire ['CORES-1:0]
347
                                                                  w_PWDATA;
348
                                                                  w_PRDATA
                                                                   w PREADY:
349
350
              // Interrupts
`ifdef DEF_ENABLE_INT
wire ['DEF_NUM_INT+1:0] ints;
wire ['DEF_NUM_INT* DATA_WIDTH-1:0] ints_data;
351
352
353
354
               assign ints[7:1] = 0;
assign ints_data[`DEF_NUM_INT*`DATA_WIDTH-1:`DATA_WIDTH] = {`DEF_NUM_INT*(`DATA_WIDTH-1){1'b0}};
355
356
357
358
               apb_intercon_s # (
359
                      .MASTER_PORTS
                                                (`CORES)
360
                                               (`SLAVES),
(`APB_WIDTH),
(`DATA_WIDTH),
361
                      .SLAVE_PORTS
                      .BUS_WIDTH
.DATA_WIDTH
362
363
364
                      .HAS_PSELX_ADDR (1)
               ) apb (
365
                     .clk
                                         (clk),
366
367
                      .reset
                                         (reset),
                     // APB master to slave
.S_PADDR (w_PADDR),
368
369
                      .S_PWRITE
                                         (w_PWRITE),
370
                                         (w_PSELx),
(w_PENABLE),
                     .S_PSELx
.S PENABLE
371
372
                      .S_PWDATA
                                         (w_PWDATA),
373
                                         (w_PRDATA), (w_PREADY),
                      .S_PRDATA
.S_PREADY
374
375
                     // shared bus
376
                      .M_{PADDR}
                                         (M_PADDR)
377
                                         (M_PWRITE), (M_PSELx),
378
                      .M PWRITE
                      .M_PSELx
379
                                         (M_PENABLE),
(M_PWDATA),
(M_PRDATA),
380
                      .M_PENABLE
381
                      .M PWDATA
                      .M PRDATA
382
383
                      .M_PREADY
                                         (M_PREADY)
384
              ):
385
               vmicro16_gpio_apb # (
   .BUS_WIDTH (`APB_WIDTH),
   .DATA_WIDTH (`DATA_WIDTH),
   .PORTS (`APB_GPI00_PINS),
   .NAME ("GPI00")
386
387
388
389
390
391
               ) gpio0_apb (
                     .clk
                                         (clk).
392
393
                      .reset
                                         (reset),
394
                     // apb slave to master interface
.S_PADDR (M_PADDR),
395
                                         (M_PWRITE),
(M_PSELx[`APB_PSELX_GPI00]),
396
                      .S_PWRITE
397
                      .S_PSELx
                      .S_PENABLE
                                         (M_PENABLE),
398
                                         (M_PENADLE,,
(M_PWDATA),
(M_PRDATA[`APB_PSELX_GPIOO*`DATA_WIDTH +: `DATA_WIDTH]),
(M_PREADY[`APB_PSELX_GPIOO]),
                      .S_PWDATA
399
                      .S_PRDATA
400
401
                      .S PREADY
402
                      .gpio
403
404
               // GPI01 for Seven segment displays (16 pin)
405
406
407
              vmicro16_gpio_apb # (
   .BUS_WIDTH ( `APB_WIDTH) ,
   .DATA_WIDTH ( `DATA_WIDTH) ,
   .PORTS ( `APB_GPI01_PINS) ,
   .NAME ( "GPI01")
408
409
410
411
412
413
               ) gpio1_apb (
414
                      .clk
                                         (clk)
                                         (reset),
415
                      .reset
                     .reset (reset),
// apb slave to master interface
.S_PADDR (M_PADDR),
.S_PWRITE (M_PWRITE),
.S_PSELx (M_PSELx[`APB_PSELX_GPI01]),
416
417
418
419
                      .S_PENABLE
                                         (M_PENABLE),
                                         (M_PWDATA),
421
                      .S_PWDATA
```

```
(M_PRDATA[`APB_PSELX_GPI01*`DATA_WIDTH +: `DATA_WIDTH]),
(M_PREADY[`APB_PSELX_GPI01]),
422
                      .S_PRDATA
423
                      .S PREADY
                                         (gpio1)
424
                      .gpio
425
               ):
426
               // GPI02 for Seven segment displays (8 pin)
427
428
429
              vmicro16_gpio_apb # (
   .BUS_WIDTH ( `APB_WIDTH),
   .DATA_WIDTH ( `DATA_WIDTH),
   .PORTS ( `APB_GPI02_PINS),
   .NAME ( "GPI02")
430
431
432
433
434
435
               ) gpio2_apb (
436
                     .clk
                                         (clk)
                                         (reset),
437
                      .reset
                     // apb slave to master interface
.S_PADDR (M_PADDR),
.S_PWRITE (M_PWRITE),
.S_PSELX (M_PSELX[`APB_PSELX_GPI02]),
438
439
440
441
442
                      .S PENABLE
                                         (M_PENABLE),
                                         (M_PWDATA),
(M_PWDATA),
(M_PRDATA['APB_PSELX_GPIO2*'DATA_WIDTH +: 'DATA_WIDTH]),
(M_PREADY['APB_PSELX_GPIO2]),
                      .S PWDATA
443
                      .S_PRDATA
444
445
                      .S PREADY
446
                      .gpio
                                         (gpio2)
447
448
               449
450
451
452
               ) uart0_apb (
                     .clk
                                         (clk)
453
                                         (reset),
                      .reset
454
                     .reset (reset),
// apb slave to master interface
.S_PADDR (M_PADDR),
.S_PWRITE (M_PWRITE),
.S_PSELx (M_PSELx['APB_PSELX_UARTO]),
.S_PENABLE (M_PENABLE),
.S_PWDATA (M_PWDATA),
.S_PRDATA (M_PRDATA['APB_PSELX_UARTO*'DATA_WIDTH +: `DATA_WIDTH]),
.S_PREADY (M_PREADY['APB_PSELX_UARTO]),
455
456
457
458
459
460
461
                     .S_PREADY (I
462
463
                      .tx_wire
                                         (uart_tx),
464
465
                      .rx_wire
                                         (uart_rx)
              ):
466
467
               timer_apb timr0 (
   .clk (clk),
   .reset (reset),
468
469
470
                     // apb slave to master interface
.S_PADDR (M_PADDR),
.S_PWRITE (M_PWRITE),
.S_PSELX (M_PSELX[`APB_PSELX_TIMR0]),
471
472
473
474
                                         (M_FERABLE),
(M_PENABLE),
(M_PWDATA),
(M_PRDATA[^APB_PSELX_TIMRO*^DATA_WIDTH +: `DATA_WIDTH]),
(M_PREADY[^APB_PSELX_TIMRO])
475
                      .S PENABLE
                      .S PWDATA
476
                      .S_PRDATA
477
478
                      .S_PREADY
479
                       ifdef DEF_ENABLE_INT
480
                                        (ints [`DEF_INT_TIMRO]),
(ints_data[`DEF_INT_TIMRO*`DATA_WIDTH +: `DATA_WIDTH])
481
                        .int_data
482
                       endif
483
484
485
               // Shared register set for system-on-chip info
486
487
               // RO = number of cores
488
489
               vmicro16_regs_apb # (
490
                      .BUS_WIDTH
.DATA_WIDTH
.CELL_DEPTH
                                                      (`APB_WIDTH), (`DATA_WIDTH),
491
492
                                                      (8),
(CORES),
(SLAVES)
493
                      .PARAM_DEFAULTS_RO
494
495
                      .PARAM_DEFAULTS_R1
               ) regs0_apb (
496
                     clk
497
498
                      .reset
                                         (reset),
                     // apb slave to master interface
.S_PADDR (M_PADDR),
499
500
                                         (M_PWRITE),
(M_PSELx['APB_PSELX_REGS0]),
(M_PENABLE),
                      .S_PWRITE
501
                      .S_PSELx
502
                      .S_PENABLE
503
                                         (M_PWDATA),
(M_PWDATA),
(M_PRDATA[^APB_PSELX_REGSO*`DATA_WIDTH +: `DATA_WIDTH]),
(M_PREADY[^APB_PSELX_REGSO])
                      .S_PWDATA
504
505
                      S PRDATA
                      .S PREADY
506
507
508
               vmicro16_bram_ex_apb # (
.BUS_WIDTH (`APB_WIDTH),
.MEM_WIDTH (`DATA_WIDTH)
509
510
                                            ( APB_BRAMO_CELLS),
512
                      .MEM_DEPTH
```

```
513
                     .CORE_ID_BITS (`clog2(`CORES))
514
              ) bram_apb (
                    .clk
                                        (clk)
515
                      .reset
                                        (reset),
516
                     // apb slave to master interface
.S_PADDR (M_PADDR),
517
518
                                        (M_PELX[`APB_PSELX_BRAMO]),
(M_PELX[`APB_PSELX_BRAMO]),
                     .S_PWRITE
519
520
                     .S_PSELx
.S_PENABLE
521
                                        (M_PWDATA),
(M_PWDATA),
(M_PRDATA[^APB_PSELX_BRAMO*`DATA_WIDTH +: `DATA_WIDTH]),
(M_PREADY[^APB_PSELX_BRAMO])
                     .S_PWDATA
522
523
                      .S_PRDATA
                      .S PREADY
524
525
526
              // There must be atleast 1 core
`static_assert(`CORES > 0)
`static_assert(`DEF_MEM_INSTR_DEPTH > 0)
`static_assert(`DEF_MMU_TIMO_CELLS > 0)
527
528
529
530
531
532
        // Single instruction memory
`ifndef DEF_CORE_HAS_INSTR_MEM
533
534
              // slave input/outputs from interconnect
wire [`APB_WIDTH-1:0] instr_M_P
535
                                                                instr_M_PADDR;
instr_M_PWRITE;
instr_M_PSELx;
536
537
               wire
               wire [1-1:0]
                                                                                          // not shared
538
                                                                instr_M_PENABLE;
539
               wire
              wire ['DATA_WIDTH-1:0]
wire [1*'DATA_WIDTH-1:0]
                                                                instr_M_PWDATA;
instr_M_PRDATA; // slave response
instr_M_PREADY; // slave response
540
541
542
543
              // Master apb interfaces
wire [`CORES*`APB_WIDTH-1:0]
wire [`CORES-1:0]
wire [`CORES-1:0]
544
                                                                instr_w_PADDR;
545
                                                                instr_w_PWRITE;
instr_w_PSELx;
instr_w_PENABLE;
546
547
                      [`CORES-1:0]
               wire
548
              wire ['CORES*'DATA_WIDTH-1:0]
wire ['CORES*'DATA_WIDTH-1:0]
wire ['CORES-1:0]
549
                                                                instr_w_PWDATA;
                                                                instr_w_PRDATA;
instr_w_PREADY;
550
551
552
              vmicro16_bram_apb #
    .BUS WIDTH
                                              ( ( APB_WIDTH), ( DATA_WIDTH)
553
554
                      .MEM_WIDTH
555
                                               ( DEF_MEM_INSTR_DEPTH),
                     .MEM_DEPTH .USE_INITS
556
                                               (1).
557
                     .NAME
                                               ("INSTR_ROM_G")
558
559
               ) instr_rom_apb (
560
                     .clk
                                               (clk)
                                               (reset),
                      .reset
561
562
                      .S_PADDR
                                               (instr_M_PADDR),
563
                     .S_PWRITE
                                               (),
                                               (instr_M_PSELx)
                     .S PSELx
564
                     .S_PENABLE
                                               (instr_M_PENABLÉ),
565
566
                      .S PWDATA
                                               (instr M PRDATA).
                      .S PRDATA
567
                      .S_PREADY
                                               (instr_M_PREADY)
568
569
570
571
              apb_intercon_s # (
                     .MASTER_PORTS
.SLAVE_PORTS
.BUS_WIDTH
572
                                               (`CORES),
                                               (1),
(`APB_WIDTH)
\frac{573}{574}
575
                      .DATA_WIDTH
                                               ( DATA_WIDTH),
                      .HAS_PSELX_ADDR (0)
576
              ) apb_instr_intercon (
577
578
                     .clk
                                        (clk)
579
                      .reset
                                        (reset),
                    // APB master from cores
// master
580
581
                     .S_PADDR
                                         (instr_w_PADDR)
582
                                        (instr_w_PWRITE), (instr_w_PSELx),
583
                     .S PWRITE
                     .S_PSELx
584
                     .S_PENABLE
                                        (instr_w_PENABLE)
585
                                        (instr_w_PWDATA),
(instr_w_PRDATA),
(instr_w_PREADY),
586
                     .S_PWDATA
                     .S_PRDATA
587
                     .S_PREADY (instr_w
// shared bus slaves
588
589
                     // slave outputs
.M_PADDR (instr_M_PADDR)
590
591
                                        (instr_M_PADDR),
(instr_M_PWRITE),
(instr_M_PSELx),
(instr_M_PENABLE),
(instr_M_PDDATA),
                      .M_PWRITE
592
                      .M PSELx
593
                     .M_PENABLE
594
                      .M_PWDATA
595
                     .M_PRDATA .M_PREADY
                                        (instr_M_PRDATA),
(instr_M_PREADY)
596
597
        );
`endif
598
599
600
              genvar i;
generate for(i = 0; i < `CORES; i = i + 1) begin : cores</pre>
601
602
603
```

```
604
                                    vmicro16_core # (
                                                .CORE_ID
.DATA_WIDTH
605
                                                                                                        ( DATA_WIDTH),
606
607
                                                608
609
610
611
                                                .clk
                                                                                  (clk)
                                                                                 (reset),
612
                                                .reset
613
614
                                               // debug
                                                                                 (w_halt[i]),
615
                                                .halt
616
                                               // interrupts
                                                                                 (ints)
618
                                                 .ints
                                                .ints_data (ints_data),
619
620
                                               // Output master port 1
.w_PADDR (w_PADDR
.w_PWRITE (w_PWRITE
621
                                                                                                               [`APB_WIDTH*i +: `APB_WIDTH]
[i]
622
623
624
                                                .w_PSELx
                                                                                  (w_PSELx
                                                                                (W_PSELX L1)
(W_PENABLE [i]
(W_PWDATA ['DATA_WIDTH*i +: `DATA_WIDTH]),
(W_PRDATA ['DATA_WIDTH*i +: `DATA_WIDTH]),
                                                .w PENABLE
625
                                                .w_PWDATA
626
627
                                                 .w PRDATA
628
                                                 .w PREADY
629
              `ifndef DEF_CORE_HAS_INSTR_MEM
630
                                               // APB instruction rom
, // Output master port 2
.w2_PADDR (instr_w_PADDR
631
632
                                                                                                                              [`APB_WIDTH*i +: `APB_WIDTH]
633
                                               .W2_PADDR (instr_w_PADDR [ APB_wIDIH*1 +: APB_wIDIH] ),

.W2_PWRITE (instr_w_PWRITE [i] ),

.W2_PSELx (instr_w_PSELx [i] ),

.W2_PENABLE (instr_w_PENABLE [i] ),

//.w2_PWDATA (instr_w_PWDATA [`DATA_WIDTH*i +: `DATA_WIDTH]),

.W2_PRDATA (instr_w_PRDATA [`DATA_WIDTH*i +: `DATA_WIDTH]),

.W2_PREADY (instr_w_PREADY [i] )
634
635
636
637
638
639
640
                `endif
641
                                    );
                          end
642
643
                          endgenerate
644
645
                          646
                          647
648
649
                          650
651
652
                         653
654
655
656
657
                          integer i2;
658
                          initial
                                    for(i2 = 0; i2 < `CORES; i2 = i2 + 1) begin
   bus_core_times[i2] = 0;</pre>
659
660
                                               core_work_times[i2] = 0;
661
662
663
664
                          // total bus time
665
                          generate
                                    genvar g2;
for (g2 = 0; g2 < `CORES; g2 = g2 + 1)
always @(posedge clk) begin
    if (w_PSELx[g2])
666
667
668
669
                                                          bus_core_times[g2] <= bus_core_times[g2] + 1;</pre>
670
671
                                                // Core working time
if (!w_PSELx[g2] && !instr_w_PSELx[g2])
    if (!w_halt[g2])
        core_work_times[g2] <= core_work_times[g2] + 1;</pre>
672
673
674
675
676
677
                          endgenerate
678
679
                          reg [15:0] bus_time_average = 0;
                          reg [15:0] bus_reqs_average = 0;
reg [15:0] fetch_time_average = 0;
reg [15:0] work_time_average = 0;
680
681
682
683
                          always @(all_halted) begin
for (i2 = 0; i2 < CORES; i2 = i2 + 1) begin
684
685
                                               bus_time_average = bus_time_average + bus_core_times[i2];
bus_reqs_average = bus_reqs_average + bus_core_reqs_count[i2];
686
687
                                                bus_reqs_average = bus_reqs_average + bus_core_reqs_count[12]
fetch_time_average = fetch_time_average + instr_fetch_times[i2];
work_time_average = work_time_average + core_work_times[i2];
688
689
690
691
                                   Local content of the content of
692
693
694
```

```
695
                     work_time_average = work_time_average / `CORES;
696
697
               698
699
700
               /// 1 clock delay of w_PSELx
reg ['CORES-1:0] bus_core_reqs_last;
// rising edges of each
wire ['CORES-1:0] bus_core_reqs_real;
701
702
703
704
               // storage for counters for each core
reg [15:0] bus_core_reqs_count [0:`CORES-1];
initial
705
706
707
                     for(i2 = 0; i2 < `CORES; i2 = i2 + 1)
   bus_core_reqs_count[i2] = 0;</pre>
708
709
710
711
               // 1 clk delay to detect rising edge
               always @(posedge clk)
   bus_core_reqs_last <= w_PSELx;</pre>
712
713
714
715
               generate
                     genvar g3;
for (g3 = 0; g3 < `CORES; g3 = g3 + 1) begin
// Detect new reqs for each core
assign bus_core_reqs_real[g3] = w_PSELx[g3] >
bus_core_reqs_last[g3];
716
717
719
720
721
                     always @(posedge clk)
   if (bus_core_reqs_real[g3])
      bus_core_reqs_count[g3] <= bus_core_reqs_count[g3] + 1;</pre>
722
723
724
725
               end
726
727
               endgenerate
728
729
               730
               // Time waiting for instruction fetches
// from global memory
//////////////////////
reg [15:0] instr_fetch_times [0:`CORES-1];
integer i3;
initial
731
732
733
734
735
736
               initial
                     for(i3 = 0; i3 < `CORES; i3 = i3 + 1)
    instr_fetch_times[i3] = 0;</pre>
737
739
               // total bus time \ensuremath{/\!/} Instruction fetches occur on the w2 master port
740
741
742
               generate
                     genvar g4;
for (g4 = 0; g4 < `CORES; g4 = g4 + 1)
    always @(posedge clk)
    if (instr_w_PSELx[g4])
        instr_fetch_times[g4] <= instr_fetch_times[g4] + 1;</pre>
743
744
745
746
747
748
               endgenerate
749
750
               `endif // end FORMAL
751
752
        endmodule
753
```