Multi-core RISC Processor Design and Implementation (Rev. 2.02)

ELEC5881M - Final Report

Ben David Lancaster

Student ID: 201280376

Submitted in accordance with the requirements for the degree of Master of Science (MSc) in Embedded Systems Engineering

Supervisor: Dr. David Cowell Assessor: Mr David Moore

University of Leeds

School of Electrical and Electronic Engineering

July 30, 2019

Word count: 4689

Abstract

This interim report details the 4-month progress on a project to design, implement, and verify, a multi-core FPGA RISC processor. The project has been split into two stages: firstly to build a functional single-core RISC processor, and then secondly to add multiprocessor principles and functionality to it.

Current multiprocessor and network-on-chip communication methods have been discussed and how they could be included in this multi-core RISC design. To-date, a 16-bit instruction set architecture has been designed featuring common load/store instructions, comparison, and bitwise operations. A single-core processor has been implemented in Verilog and verified using simulations/test benches running various simple software programs.

Future tasks have been planned and will focus on the second stage of the project. Work will start on designing a loosely coupled multiprocessor communication interface and bringing them to the single-core processor.

Revision History

Date	Version	Changes
10/04/2019	2.02	Update future stages.
05/04/2019	2.01	Fix processor RTL diagram.
04/04/2019	2.00	Initial processor RTL diagram.
01/04/2019	1.00	Initial section outline.

Document revisions.

Declaration of Academic Integrity

The candidate confirms that the work submitted is his/her own, except where work which has formed part of jointly-authored publications has been included. The contribution of the candidate and the other authors to this work has been explicitly indicated in the report. The candidate confirms that appropriate credit has been given within the report where reference has been made to the work of others.

This copy has been supplied on the understanding that no quotation from the report may be published without proper acknowledgement. The candidate, however, confirms his/her consent to the University of Leeds copying and distributing all or part of this work in any forms and using third parties, who might be outside the University, to monitor breaches of regulations, to verify whether this work contains plagiarised material, and for quality assurance purposes.

The candidate confirms that the details of any mitigating circumstances have been submitted to the Student Support Office at the School of Electronic and Electrical Engineering, at the University of Leeds.

Name: Ben David Lancaster

Date: July 30, 2019

Table of Contents

1	Inte	erconnect	5
	1.1	Introduction	6
	1.2	Overview	6
		1.2.1 Design Considerations	6
	1.3	Peripheral Interconnect Interface	6
		1.3.1 Master to Slave Interface	6
		1.3.2 Variable Core Support	7
	1.4	Shared Bus Arbitration	7
2	Me	mory Mapping	8
	2.1	Memory Map	9
	2.2	Special Registers	10
3	Inte	m errupts	11
	3.1	Why Interrupts?	11
	3.2	Hardware Implementation	11
		3.2.1 Context Switching	11
	3.3	Software Interface	12
		3.3.1 Interrupt Vector $(0x0100-0x0107)$	12
		3.3.2 Interrupt Mask (0x0108)	12
		3.3.3 Software Example	13
	3.4	Design Improvements	13
4	Per	ipherals	14
	4.1	Watchdog Timer	14
	4.2	GPIO Interface	14
	4.3	Timer with Interrupt	15
	4.4	UART Interface	15
5	Sys	tem-on-Chip Layout	16
6	Ana	alysis & Results	17
7	Imp	provements	18
	7.1	Foo	18


8	Conclusion	19
	8.1 Foo	19
$\mathbf{A}_{]}$	ppendices	20
\mathbf{A}	Configuration Options	20
	A.1 SoC Options	20
	A.2 Core Options	20
	A.3 Peripheral Options	21
В	Code Listing	22
	B.1 vmicro16_soc_config.v	22
	B.2 top_ms.v	23
	B.3 vmicro16_soc.v	25
	B.4 vmicro16_periph.v	30
	B.5 vmicro16.v	35

Interconnect

1.1	Introd	luction	6
1.2	Overv	iew	6
	1.2.1	Design Considerations	6
1.3	Periph	neral Interconnect Interface	6
	1.3.1	Master to Slave Interface	6
	1.3.2	Variable Core Support	7
1.4	Shared	d Bus Arbitration	7

1.1 Introduction

1.2 Overview



1.2.1 Design Considerations

1.3 Peripheral Interconnect Interface

1.3.1 Master to Slave Interface

20	19	18 17 16	15	0	
LE	SE	CORE_ID	Address		PADDR[20:0]
			Write data		PWDATA[15:0]
			Read Data		PRDATA[15:0]
				WE	PWRITE[0:0]
				EN	PENABLE[0:0]

1.3.2 Variable Core Support

```
[MASTER_PORTS*BUS_WIDTH-1:0] S_PADDR,
input
           [MASTER_PORTS-1:0]
input
                                          S_PWRITE,
input
           [MASTER_PORTS-1:0]
                                          S_PSELx,
input
           [MASTER_PORTS-1:0]
                                          S_PENABLE,
           [MASTER_PORTS*DATA_WIDTH-1:0] S_PWDATA,
input
output reg [MASTER_PORTS*DATA_WIDTH-1:0] S_PRDATA,
output reg [MASTER_PORTS-1:0]
                                          S_PREADY,
```

Figure 1.1: Variable size inputs and outputs to the interconnect.

83		62	41	20 0
	Core N -1	•••	Core 1	Core 0

1.4 Shared Bus Arbitration

Lorem ipsum dolor sit amet, consectetuer adipiscing elit. Ut purus elit, vestibulum ut, placerat ac, adipiscing vitae, felis. Curabitur dictum gravida mauris. Nam arcu libero, nonummy eget, consectetuer id, vulputate a, magna. Donec vehicula augue eu neque. Pellentesque habitant morbi tristique senectus et netus et malesuada fames ac turpis egestas. Mauris ut leo. Cras viverra metus rhoncus sem. Nulla et lectus vestibulum urna fringilla ultrices. Phasellus eu tellus sit amet tortor gravida placerat. Integer sapien est, iaculis in, pretium quis, viverra ac, nunc. Praesent eget sem vel leo ultrices bibendum. Aenean faucibus. Morbi dolor nulla, malesuada eu, pulvinar at, mollis ac, nulla. Curabitur auctor semper nulla. Donec varius orci eget risus. Duis nibh mi, congue eu, accumsan eleifend, sagittis quis, diam. Duis eget orci sit amet orci dignissim rutrum.

Nam dui ligula, fringilla a, euismod sodales, sollicitudin vel, wisi. Morbi auctor lorem non justo. Nam lacus libero, pretium at, lobortis vitae, ultricies et, tellus. Donec aliquet, tortor sed accumsan bibendum, erat ligula aliquet magna, vitae ornare odio metus a mi. Morbi ac orci et nisl hendrerit mollis. Suspendisse ut massa. Cras nec ante. Pellentesque a nulla. Cum sociis natoque penatibus et magnis dis parturient montes, nascetur ridiculus mus. Aliquam tincidunt urna. Nulla ullamcorper vestibulum turpis. Pellentesque cursus luctus mauris.

Memory Mapping

2.1	Memory Map																	•	9
2.2	Special Registers																		10

The Vmicro16 processor uses a memory-mapping scheme to communicate with peripherals and other cores.

2.1 Memory Map




Figure 2.1: Memory map showing addresses of various memory sections.

2.2 Special Registers

From the software perspective, it is important for both the developer and software algorithms to know the target system's architecture to better utilise the resources available to them. Software written for one architecture with N cores must also run on an architecture with M cores. To enable such portability, the software must query the system for information such as: number of processor cores and the current core identifier. Without this information, the developer would be required to produce software for each individual architecture (e.g. an Intel i5 with 4 cores or an Intel i7 with 8 cores, or an NVIDIA GTX 970 with.




Figure 2.2: Vmicro16 Special Registers layout (0x0080 - 0x008F).

Interrupts

3.1	Why I	nterrupts?	1
3.2	Hardw	rare Implementation	1
	3.2.1	Context Switching	1
3.3	Softwa	re Interface	2
	3.3.1	Interrupt Vector $(0x0100-0x0107)$	2
	3.3.2	Interrupt Mask $(0x0108)$	2
	3.3.3	Software Example	3
3.4	Design	Improvements	3

This section describes the design, considerations, and implementation, of interrupt functionality within the Vmicro16 processor.

3.1 Why Interrupts?

Interrupts are used to enable asynchronous behaviour within a processor.

Interrupts are commonly used to signal actions from asynchronous sources, for example an input button or from a UART receiver signalling that data has been received.

3.2 Hardware Implementation

3.2.1 Context Switching

When acting upon an incoming interrupt the current state the processor must be saved so that changes from the interrupt handler, such as register writes and branches, do not affect the current state. After the interrupt handler function signals it has finished (by using the *Interrupt Return* intr instruction) the saved state is restored. In the case of the Vmicro16 processor, the program counter r_pc[15:0] and register set regs instance are the only states that are saved. Going forth, the terms *normal mode* and *interrupt mode* are used to describe what registers the processor should use when executing instructions.

When saving the state, to avoid clocking 128 bits (8 registers of 16 bits) into another register (which would increase timing delays and logic elements), a dedicated register set for the interrupt mode (regs_isr) is multiplexed with the normal mode register set (regs). Then depending on

the mode (identified by the register regs_use_int) the processor can easily switch between the two large states without significantly affecting timing.

The timing diagram in Figure 3.1 visually describes this process.



Figure 3.1: Time diagram showing the TIMR0 peripheral emitting a 1us periodic interrupt signal (out) to the processor. The processor acknowledges the interrupt (int_pending_ack) and enters the interrupt mode (regs_use_int) for a period of time. When the interrupt handler reaches the Interrupt Return instruction (indicated by w_intr) the processor returns to normal mode and restores the normal state.

3.3 Software Interface

To enable software to




Figure 3.2: The interrupt vector consists of eight 16-bit values that point to memory addresses of the instruction memory to jump to.

3.3.1 Interrupt Vector (0x0100-0x0107)

The interrupt vector is a per-core register that is used to store the addresses of interrupt handlers. An interrupt handler is simply a software function residing in instruction memory that is branched to when a particular interrupt is received.

3.3.2 Interrupt Mask (0x0108)

The interrupt mask is a per-core register that is used to mask/listen specific interrupt sources. This enables processing cores to individually select which interrupts they respond to. This allows for multi-processor designs where each core can be used for a particular interrupt source,




Figure 3.3: Interrupt Mask register (0x0108). Each bit corresponds to an interrupt source. 1 signifies the interrupt is enabled for/visible to the core. Bits [7:2] are left to the designer to assign.

improving the time response to the interrupt for time critical programs. The Interrupt Mask register is an 8-bit read/write register where each bit corresponds to a particular interrupt source and each bit corresponds with the interrupt handler in the interrupt vector.

3.3.3 Software Example

To better understand the usage of the described interrupt registers, a simple software program is described below. The following software program produces a simple and power efficient routine to initialise the interrupt vector and interrupt mask.

```
/// Set interrupt vector at 0x100
// Move address of isr0 function to vector[0]
2
3
                  r0, isr0
4
         // create 0x100 value by left shifting 1 8 bits
5
                  r1, #0x1
         movi
6
                  r2, #0x8
         movi
7
8
         lshft
                  r1, r2
         // write\ isr0\ address\ to\ vector[0]
9
10
                  r0, r1
11
         // enable all interrupts by writing OxOf to Ox108
12
                  r0, #0x0f
13
         movi
         sw
                  r0, r1 + #0x8
14
                                   // enter low power idle state
         halt
15
16
17
    isr0:
                                   // arbitrary name
                  r0, #0xff
18
         movi
                                      do something
19
                                      return from interrupt
```

A more complex example software program utilising interrupts and the TIMR0 interrupt is described in section ??.

3.4 Design Improvements

The hardware and software interrupt design have changed throughout the projects cycle. In initial versions of the interrupt implementation, the software program, while waiting for an interrupt, would be in a tight infinite loop (branching to the same instruction). This resulted in the processor using all pipeline stages during this time. The pipeline stages produce many logic transitions and memory fetches which raise power consumption and temperatures. This is quite noticeable especially when running on the Spartan-6 LX9 FPGA.

To improve this, it was decided to implement a new state within the processor's state machine that, when entered, did not produce high frequency logic transitions or memory fetches. The HALT instruction was modified to enter this state and the only way to leave is from an interrupt or top-level reset. This removes the need for a software infinite loop that produces high frequency logic transitions (decoding, ALU, register reads, etc.) and memory fetches.


Peripherals

4.1	Watchdog Timer	14
4.2	GPIO Interface	14
4.3	Timer with Interrupt	15
4.4	UART Interface	15

4.1 Watchdog Timer

In any multi-threaded system there exists the possibility for a deadlock – a state where all threads are in a waiting state – and algorithm execution is forever blocked.


A common method of detecting a deadlock is to periodically check that a thread is.




4.2 GPIO Interface

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	_
						GP.	IO0	Out	put							0090 RW
						GP	IO1	Out	put							0091 RW
						GF	PIO	l Inj	out							0092 R

4.3 Timer with Interrupt



4.4 UART Interface



System-on-Chip Layout

The Vmicro16 processor uses




Figure 5.1:

Analysis & Results

Improvements

7.1	Foo	 	 	18

7.1 Foo

Lorem ipsum dolor sit amet, consectetuer adipiscing elit. Ut purus elit, vestibulum ut, placerat ac, adipiscing vitae, felis. Curabitur dictum gravida mauris. Nam arcu libero, nonummy eget, consectetuer id, vulputate a, magna. Donec vehicula augue eu neque. Pellentesque habitant morbi tristique senectus et netus et malesuada fames ac turpis egestas. Mauris ut leo. Cras viverra metus rhoncus sem. Nulla et lectus vestibulum urna fringilla ultrices. Phasellus eu tellus sit amet tortor gravida placerat. Integer sapien est, iaculis in, pretium quis, viverra ac, nunc. Praesent eget sem vel leo ultrices bibendum. Aenean faucibus. Morbi dolor nulla, malesuada eu, pulvinar at, mollis ac, nulla. Curabitur auctor semper nulla. Donec varius orci eget risus. Duis nibh mi, congue eu, accumsan eleifend, sagittis quis, diam. Duis eget orci sit amet orci dignissim rutrum.

Nam dui ligula, fringilla a, euismod sodales, sollicitudin vel, wisi. Morbi auctor lorem non justo. Nam lacus libero, pretium at, lobortis vitae, ultricies et, tellus. Donec aliquet, tortor sed accumsan bibendum, erat ligula aliquet magna, vitae ornare odio metus a mi. Morbi ac orci et nisl hendrerit mollis. Suspendisse ut massa. Cras nec ante. Pellentesque a nulla. Cum sociis natoque penatibus et magnis dis parturient montes, nascetur ridiculus mus. Aliquam tincidunt urna. Nulla ullamcorper vestibulum turpis. Pellentesque cursus luctus mauris.

Nulla malesuada porttitor diam. Donec felis erat, congue non, volutpat at, tincidunt tristique, libero. Vivamus viverra fermentum felis. Donec nonummy pellentesque ante. Phasellus adipiscing semper elit. Proin fermentum massa ac quam. Sed diam turpis, molestie vitae, placerat a, molestie nec, leo. Maecenas lacinia. Nam ipsum ligula, eleifend at, accumsan nec, suscipit a, ipsum. Morbi blandit ligula feugiat magna. Nunc eleifend consequat lorem. Sed lacinia nulla vitae enim. Pellentesque tincidunt purus vel magna. Integer non enim. Praesent euismod nunc eu purus. Donec bibendum quam in tellus. Nullam cursus pulvinar lectus. Donec et mi. Nam vulputate metus eu enim. Vestibulum pellentesque felis eu massa.

Conclusion

0.1 100	8.1	F00											. 1
---------	-----	-----	--	--	--	--	--	--	--	--	--	--	-----

8.1 Foo

Lorem ipsum dolor sit amet, consectetuer adipiscing elit. Ut purus elit, vestibulum ut, placerat ac, adipiscing vitae, felis. Curabitur dictum gravida mauris. Nam arcu libero, nonummy eget, consectetuer id, vulputate a, magna. Donec vehicula augue eu neque. Pellentesque habitant morbi tristique senectus et netus et malesuada fames ac turpis egestas. Mauris ut leo. Cras viverra metus rhoncus sem. Nulla et lectus vestibulum urna fringilla ultrices. Phasellus eu tellus sit amet tortor gravida placerat. Integer sapien est, iaculis in, pretium quis, viverra ac, nunc. Praesent eget sem vel leo ultrices bibendum. Aenean faucibus. Morbi dolor nulla, malesuada eu, pulvinar at, mollis ac, nulla. Curabitur auctor semper nulla. Donec varius orci eget risus. Duis nibh mi, congue eu, accumsan eleifend, sagittis quis, diam. Duis eget orci sit amet orci dignissim rutrum.

Nam dui ligula, fringilla a, euismod sodales, sollicitudin vel, wisi. Morbi auctor lorem non justo. Nam lacus libero, pretium at, lobortis vitae, ultricies et, tellus. Donec aliquet, tortor sed accumsan bibendum, erat ligula aliquet magna, vitae ornare odio metus a mi. Morbi ac orci et nisl hendrerit mollis. Suspendisse ut massa. Cras nec ante. Pellentesque a nulla. Cum sociis natoque penatibus et magnis dis parturient montes, nascetur ridiculus mus. Aliquam tincidunt urna. Nulla ullamcorper vestibulum turpis. Pellentesque cursus luctus mauris.

Nulla malesuada porttitor diam. Donec felis erat, congue non, volutpat at, tincidunt tristique, libero. Vivamus viverra fermentum felis. Donec nonummy pellentesque ante. Phasellus adipiscing semper elit. Proin fermentum massa ac quam. Sed diam turpis, molestie vitae, placerat a, molestie nec, leo. Maecenas lacinia. Nam ipsum ligula, eleifend at, accumsan nec, suscipit a, ipsum. Morbi blandit ligula feugiat magna. Nunc eleifend consequat lorem. Sed lacinia nulla vitae enim. Pellentesque tincidunt purus vel magna. Integer non enim. Praesent euismod nunc eu purus. Donec bibendum quam in tellus. Nullam cursus pulvinar lectus. Donec et mi. Nam vulputate metus eu enim. Vestibulum pellentesque felis eu massa.

Appendix A

Configuration Options

A.1	SoC Options	20
A.2	Core Options	20
A.3	Peripheral Options	21

The following configuration options are defined in $vmicro16_soc_config.v.$

A.1 SoC Options

Macro	Default	Purpose
CORES	4	Number of CPU cores in the SoC
SLAVES	7	Number of peripherals

Table A.1: SoC Configuration Options

A.2 Core Options

Macro	Default	Purpose
DATA_WIDTH	16	Width of CPU registers in bits
DEF_CORE_HAS_INSTR_MEM	//	Enable a per core instruction memory cache
DEF_MEM_INSTR_DEPTH	64	Instruction memory cache per core
DEF_MEM_SCRATCH_DEPTH	64	RW RAM per core
$DEF_ALU_HW_MULT$	1	Enable/disable HW multiply (1 clock)
$FIX_{-}T3$	//	Enable a T3 state for the APB transaction

Table A.2: Core Options

A.3 Peripheral Options

Macro	Default	Purpose
APB_WIDTH		AMBA APB PADDR signal width
APB_PSELX_GPIO0	0	GPIO0 index
APB_PSELX_UART0	1	UART0 index
APB_PSELX_REGS0	2	REGS0 index
APB_PSELX_BRAM0	3	BRAM0 index
APB_PSELX_GPIO1	4	GPIO1 index
APB_PSELX_GPIO2	5	GPIO2 index
APB_PSELX_TIMR0	6	TIMR0 index
APB_BRAM0_CELLS	4096	Shared memory words
$DEF_MMU_TIM0_S$	16'h0000	Per core scratch memory start/end address
$DEF_MMU_TIM0_E$	16'h007F	"
DEF_MMU_SREG_S	16'h0080	Per core special registers start/end address
DEF_MMU_SREG_E	16'h008F	"
DEF_MMU_GPIO0_S	16'h0090	Shared GPIOn start/end address
DEF_MMU_GPIO0_E	16'h0090	"
DEF_MMU_GPIO1_S	16'h0091	"
DEF_MMU_GPIO1_E	16'h0091	"
DEF_MMU_GPIO2_S	16'h0092	"
DEF_MMU_GPIO2_E	16'h0092	"
$DEF_MMU_UART0_S$	16'h00A0	Shared UART start/end address
DEF_MMU_UART0_E	16'h00A1	"
DEF_MMU_REGS0_S	16'h00B0	Shared registers start/end address
DEF_MMU_REGS0_E	16'h00B7	"
DEF_MMU_BRAM0_S	16'h1000	Shared memory with global monitor start/end address
DEF_MMU_BRAM0_E	16'h1FFF	"
$DEF_MMU_TIMR0_S$	16'h0200	Shared timer peripheral start/end address
DEF_MMU_TIMR0_E	16'h0202	"

Table A.3: Peripheral Options

Appendix B

Code Listing

B.1	vmicro16_soc_config.v	2
B.2	sop_ms.v	13
B.3	vmicro16_soc.v	E
B.4	$ m vmicro16_periph.v$	C
B.5	vmicro16.v	E

B.1 vmicro16_soc_config.v

Configuration file for configuring the vmicro16_soc.v and vmicro16.v features.

```
// Configuration defines for the vmicro16_soc and vmicro16 cpu.
     `ifndef VMICRO16_SOC_CONFIG_H
`define VMICRO16_SOC_CONFIG_H
     `include "clog2.v"
     `define FORMAL
     `define CORES
     `define SLAVES
12
     13
     15
16
19
     // Top level data width for registers, memory cells, bus widths `define DATA_WIDTH 16
21
22
     // Set this to use a workaround for the MMU's APB T2 clock //`define FIX_T3
25
     // Instruction memory (read only)
// Must be large enough to support software program.
ifdef DEF_CORE_HAS_INSTR_MEM
// 4096 16-bit words global
define DEF_MEM_INSTR_DEPTH 4096
29
31
           // 64 16-bit words per core
// 64 16-bit words per core
define DEF_MEM_INSTR_DEPTH 64
32
33
     `endif
35
     // Scratch memory (read/write) on each core.
// See `DEF_MMU_TIMO_* defines for info.
`define DEF_MEM_SCRATCH_DEPTH 64
36
39
     // Enables hardware multiplier and mult rr instruction
       define DEF_ALU_HW_MULT 1
41
42
     // Enables global reset (requires more luts)
`define DEF_GLOBAL_RESET
     // Enable a watch dog timer to reset the soc if threadlocked
```

```
47
      `define DEF_USE_WATCHDOG
48
       49
       51
52
 53
       `define APB_PSELX_GPI00 0
`define APB_PSELX_UARTO 1
`define APB_PSELX_REGS0 2
 54
55
 56
 57
       `define APB_PSELX_BRAMO 3
       `define APB_PSELX_GPI01
`define APB_PSELX_GPI02
 58
 59
       `define APB_PSELX_TIMRO
       `define APB_PSELX_WDOGO
 61
62
 63
       `define APB_GPIOO_PINS
      `define APB_GPI01_PINS
`define APB_GPI02_PINS
 64
65
 66
      // Shared memory words
`define APB_BRAMO_CELLS 4096
 67
68
69
             71
 72
      // TIMO
// Number of scratch memory cells per core
'define DEF_MMU_TIMO_CELLS 64
'define DEF_MMU_TIMO_S 16'h0000
 73
 74
 75
 76
        `define DEF_MMU_TIMO_E
                                            16'h007F
       // SREG
 78
        define DEF_MMU_SREG_S
 79
      `define DEF_MMU_SREG_E
// GPI00
                                           16'h008F
 81
        define DEF_MMU_GPIOO_S
                                           16'h0090
 82
       `define DEF_MMU_GPIOO_E
                                           16'h0090
 84
      // GPI01
      `define DEF_MMU_GPI01_S
`define DEF_MMU_GPI01_E
                                           16'h0091
85
                                           16'h0091
 86
      // GPI02
 87
      `define DEF_MMU_GPIO2_S
`define DEF_MMU_GPIO2_E
                                           16'h0092
88
                                           16'h0092
 89
      // UARTO
      `define DEF_MMU_UARTO_S
`define DEF_MMU_UARTO_E
                                           16'h00A0
91
                                           16'h00A1
92
      // REGSO
      `define DEF_MMU_REGSO_S
`define DEF_MMU_REGSO_E
                                            16'h0080
94
                                           16'h00B7
95
      // WDOGO
      `define DEF_MMU_WDOGO_S
`define DEF_MMU_WDOGO_E
                                            16'h00B8
97
                                           16'h00B8
98
      // BRAMO
99
      `define DEF_MMU_BRAMO_S
`define DEF_MMU_BRAMO_E
// TIMRO
100
                                            16'h.1000
                                           16'h1fff
101
102
      `define DEF_MMU_TIMRO_S
`define DEF_MMU_TIMRO_E
103
                                           16'h0200
104
                                           16'h0202
105
106
          107
      // Interrupts
108
      // Enable/disable interrupts
// Disabling will free up resources for other features
`define DEF_ENABLE_INT
109
110
111
      `define DEF_ENABLE_INT

// Number of interrupt in signals

'define DEF_NUM_INT 8

// Default interrupt bitmask (0 = hidden, 1 = enabled)

'define DEF_INT_MASK 0

// Bit position of the TIMRO interrupt signal

'define DEF_INT_TIMRO 0

// Interrupt vector memory location

'Assimpt DEF_MANU_INTSU S 16/h0100
112
113
114
115
117
118
        `define DEF_MMU_INTSV_S
`define DEF_MMU_INTSV_E
                                          16'h0100
119
120
                                           16'h0107
      // Interrupt vector memory location
define DEF_MMU_INTSM_S 16'h010g
121
122
       `define DEF_MMU_INTSM_E
123
                                           16'h0108
124
125
      `endif
```

B.2 top_ms.v

Top level module that connects the SoC design to hardware pins on the FPGA.

```
module seven_display # (
parameter INVERT = 1
```

```
3
          ) (
                    input [3:0] n,
output [6:0] segments
 4
                    reg [6:0] bits;
assign segments = (INVERT ? ~bits : bits);
 8
                   always @(n)
case (n)

4'h0: bits = 7'b0111111; // 0
4'h1: bits = 7'b0000110; // 1
4'h2: bits = 7'b1011011; // 2
4'h3: bits = 7'b10011111; // 3
4'h4: bits = 7'b11001101; // 4
4'h5: bits = 7'b1101101; // 5
4'h6: bits = 7'b1101101; // 6
4'h7: bits = 7'b1111101; // 6
4'h7: bits = 7'b1111101; // 7
4'h8: bits = 7'b1111111; // 8
4'h9: bits = 7'b110111; // 8
4'h9: bits = 7'b1110111; // A
4'hB: bits = 7'b1110011; // C
4'hC: bits = 7'b1111001; // C
4'hD: bits = 7'b1111001; // C
4'hF: bits = 7'b1111001; // F
endcase
10
                    always @(n)
11
12
13
14
15
17
18
20
21
23
24
27
                    endcase
28
          endmodule
30
31
           // minispartan6+ XC6SLX9
          module top_ms # (
    parameter GPIO_PINS = 8
) (
33
34
35
                    input
36
                                                            CLK50.
                                   [3:0]
                    input [
// UART
37
38
                     //input
                                                                RXD,
                    output
// Peripherals
output [7:0]
                                                           TXD,
40
41
                                                           LEDS,
43
                     // SSDs
44
                    output [6:0] ssd0,
output [6:0] ssd1,
output [6:0] ssd2,
output [6:0] ssd3,
45
47
48
                    output [6:0] ssd4,
output [6:0] ssd5
50
          );
51
                                                                         M_PADDR;
M_PWRITE;
52
                     //wire [15:0]
                     //wire
53
                                                                         M_PSELx;
M_PENABLE;
                     //wire [5-1:0]
                                                                                                 // not shared
54
                    //wire
55
                     //wire [15:0] //wire [15:0]
                                                                         M_PWDATA;
M_PRDATA; // input to intercon
M_PREADY; // input to intercon
56
57
                    //wire
58
59
                    wire [7:0] gpio0;
wire [15:0] gpio1;
wire [7:0] gpio2;
60
61
63
                    vmicro16_soc soc (
64
                              .clk (CLK50),
.reset (~SW[0]),
65
                             .clk
66
67
68
                              //.M_PADDR
                                                                 (M_PADDR)
                              //.M_PWRITE
//.M_PWRITE
//.M_PSELx
//.M_PENABLE
//.M_PWDATA
//.M_PRDATA
//.M_PREADY
                                                                (M_PWRITE),
(M_PSELx),
(M_PENABLE),
69
70
71
                                                                (M_PWDATA),
(M_PRDATA),
73
                                                                 (M_PREADY),
74
75
                             .uart_tx (TXD),
.gpio0 (LEDS[3:0]),
                              .gpio0
77
                              .gpio1
                                                     (gpio1),
79
                              .gpio2
                                                    (gpio2),
                             .dbug0 (LEDS[7:4])
//.dbug1 (LEDS[7:4])
80
81
                                                       (LEDS[7:4])
83
84
                   // SSD displays (split across 2 gpio ports 1 and 2)
wire [3:0] ssd_chars [0:5];
assign ssd_chars[0] = gpio1[3:0];
assign ssd_chars[1] = gpio1[7:4];
assign ssd_chars[2] = gpio1[11:8];
assign ssd_chars[3] = gpio1[15:12];
assign ssd_chars[4] = gpio2[3:0];
assign ssd_chars[5] = gpio2[7:4];
seven_display ssd_0 (.n(ssd_chars[0]), .segments (ssd0));
86
87
88
89
90
91
93
```

```
seven_display ssd_1 (.n(ssd_chars[1]), .segments (ssd1));
seven_display ssd_2 (.n(ssd_chars[2]), .segments (ssd2));
seven_display ssd_3 (.n(ssd_chars[3]), .segments (ssd3));
seven_display ssd_4 (.n(ssd_chars[4]), .segments (ssd4));
seven_display ssd_5 (.n(ssd_chars[5]), .segments (ssd5));

seven_display ssd_5 (.n(ssd_chars[5]), .segments (ssd5));
```

B.3 vmicro16_soc.v

```
2
3
     `include "vmicro16_soc_config.v"
 4
     include "clog2.v"
include "formal.v"
     module pow_reset # (
          parameter INIT = 1,
parameter N = 8
9
10
     ) (
11
          input
                         clk,
13
          input
                         reset
          output reg resethold
14
     );
          initial resethold = INIT ? (N-1) : 0;
16
17
          always @(*)
               resethold = |hold;
19
20
          reg [`clog2(N)-1:0] hold = (N-1);
21
          always @(posedge clk)
if (reset)
22
23
                    hold <= N-1;
24
25
               else
                    if (hold)
26
                         hold <= hold - 1;
27
     \verb"endmodule"
29
     // Vmicro16 multi-core SoC with various peripherals
30
31
32
     module vmicro16_soc (
33
          input clk,
          input reset,
35
           //input uart_rx,
36
          output
                                                   uart_tx,
37
          output ['APB_GPI00_PINS-1:0]
output ['APB_GPI01_PINS-1:0]
output ['APB_GPI02_PINS-1:0]
                                                   gpio0,
39
                                                   gpio1,
                                                   gpio2,
40
41
42
          output
                                                   halt,
43
                        [`CORES-1:0]
[`CORES*8-1:0]
           output
                                                   dbug0,
44
45
          output
                                                   dbug1
     );
46
           wire ['CORES-1:0] w_halt;
47
48
          assign halt = &w_halt;
49
          assign dbug0 = w_halt;
50
           // Watchdog reset pulse signal.
// Passed to pow_reset to generate a longer reset pulse
52
53
          wire wdreset;
           // soft register reset hold for brams and registers
wire soft_reset;
`ifdef DEF_GLOBAL_RESET
56
57
59
               pow_reset # (
                    .INIT
60
                     . N
61
               ) por_inst (
    .clk (clk),
    ifdef DEF_USE_WATCHDOG
62
63
64
                     .reset
65
                                    (reset | wdreset),
66
                      else
67
                     .reset
                                    (reset),
68
                      endif
                     .resethold (soft_reset)
69
               );
70
               assign soft_reset = 0;
           `endif
73
          // Peripherals (master to slave)
wire [ APB_WIDTH-1:0]
                                                  M_PADDR;
76
                                                   M_PWRITE;
           wire [`SLAVES-1:0]
                                                   M_PSELx; // not shared
```

```
79
                wire
                                                                 M_PENABLE;
               wire [`DATA_WIDTH-1:0] M_PWDATA;
wire [`SLAVES*`DATA_WIDTH-1:0] M_PRDATA; // input to intercon
wire [`SLAVES-1:0] M_PREADY; // input
 80
 81
 83
              // Master apb interfaces
wire ['CORES*'APB_WIDTH-1:0]
wire ['CORES-1:0]
wire ['CORES-1:0]
 84
 85
                                                                 w_PADDR;
 86
                                                                 w_PWRITE;
w_PSELx;
 87
                        [ CORES 1:0]
[ CORES* DATA_WIDTH-1:0]
[ CORES* DATA_WIDTH-1:0]
                                                                 w_PENABLE;
 88
                wire
 89
                wire
                                                                w_PWDATA;
w PRDATA:
 90
                wire
                wire ['CORES-1:0]
 91
                                                                 w_PREADY;
        // Interrupts
ifdef DEF_ENABLE_INT
 93
 94
              95
 96
 97
 98
 99
        `endif
100
101
              apb_intercon_s # (
    .MASTER_PORTS
    .SLAVE_PORTS
102
                                              (`CORES),
(`SLAVES),
103
104
                     .BUS_WIDTH
                                              ( APB_WIDTH)
105
                     .DATA_WIDTH (`DATA_WIDTH),
.HAS_PSELX_ADDR (1)
106
107
              ) apb (
108
                    .reset (soft_reset),
// APB master to slave
.S_PADDR (W_PADDR)
109
                     .clk
                                        (clk),
110
111
                                       (w_PADDR),
(w_PWRITE),
(w_PSELx),
                     .S PWRITE
113
                    .S_PSELx
114
                     .S_PENABLE
                                        (w_PENABLE),
                    .S_PWDATA
                                       (w_PWDATA), (w_PRDATA),
116
117
                     .S_PREADY
                                        (w_PREADY),
118
                    // shared bus
.M_PADDR (
119
                                       (M PADDR)
120
                     .M_PWRITE
                                        (M_PWRITE),
121
                                       (M_PSELx),
(M_PENABLE),
                     .M_PSELx
122
123
                     .M_PWDATA
                                        (M_PWDATA),
124
                     .M_PRDATA
                                        (M_PRDATA),
                                        (M_PREADY)
126
                     .M_PREADY
              );
127
128
        `ifdef DEF_USE_WATCHDOG

vmicro16_watchdog_apb # (
    .BUS_WIDTH (`APB_WIDTH),
129
130
131
                                        ("WDOGO")
132
                     . NAME
              ) wdog0_apb (
133
                                        (clk),
134
135
                     .reset
                                        (),
                    // apb slave to master interface
.S_PADDR (),
.S_PWRITE (M_PWRITE),
.S_PSELX (M_PSELX[`APB_PSELX_WDOGO]),
136
137
138
130
                    .S_PSELx
.S_PENABLE
                                        (M_PENABLE),
140
                                       (),
(),
(M_PREADY[`APB_PSELX_WDOGO]),
141
                     .S_PWDATA
142
                    .S_PRDATA
.S_PREADY
143
144
145
                     .wdreset
                                        (wdreset)
146
        `endif
147
148
              vmicro16_gpio_apb # (
   .BUS_WIDTH ( `APB_WIDTH) ,
   .DATA_WIDTH ( `DATA_WIDTH) ,
   .PORTS ( `APB_GPI00_PINS) ,
   .NAME ( "GPI00")
149
150
151
152
153
154
              ) gpio0_apb (
155
                    .clk
                                        (clk),
                    .reset (soft_reset),
// apb slave to master interface
.S_PADDR (M_PADDR),
156
157
                                       (M_PADDR),
(M_PWRITE),
(M_PSELx[_APB_PSELX_GPI00]),
                     .S PWRITE
159
                     .S_PSELx
160
                     .S_PENABLE
                                        (M_PENABLE),
161
                                       (M_PWDATA),
(M_PRDATA[^APB_PSELX_GPIOO*`DATA_WIDTH +: `DATA_WIDTH]),
(M_PREADY[^APB_PSELX_GPIOO]),
162
                     S PWDATA
                     .S PRDATA
163
                     .S_PREADY
164
165
                     .gpio
                                        (gpio0)
              );
166
167
              // \it GPI01 for Seven segment displays (16 pin) \it vmicro16\_gpio\_apb # (
169
```

```
.BUS_WIDTH (`APB_WIDTH),
.DATA_WIDTH (`DATA_WIDTH),
.PORTS (`APB_GPIO1_PINS),
170
171
172
                    .NAME
                                     ("GPI01")
174
             ) gpio1_apb (
                   .clk
                                     (clk),
175
                                     (soft_reset),
176
                    .reset
177
                   // apb slave .S_PADDR
                                     to master interface (M_PADDR),
178
                                     (M_PADDR),
(M_PWRITE),
(M_PSELx[^APB_PSELX_GPI01]),
(M_PENABLE),
(M_PENABLE),
(M_PWDATA),
(M_PRDATA[^APB_PSELX_GPI01*^DATA_WIDTH +: ^DATA_WIDTH]),
(M_PREADY[^APB_PSELX_GPI01]),
                    .S_PWRITE
179
180
                    .S_PSELx
.S_PENABLE
181
                    .S_PWDATA
182
183
                    .S_PRDATA
                    S PREADY
184
                                     (gpio1)
                    .gpio
185
186
187
              // GPI02 for Seven segment displays (8 pin)
188
             189
190
191
192
193
             ) gpio2_apb (
194
                   .clk
                                     (clk),
195
                                     (soft_reset),
196
                    .reset
                    // apb slave .S_PADDR
                                     to master interface (M_PADDR),
197
198
                                     (M_PWRITE),
(M_PSELx[ APB_PSELX_GPI02]),
(M_PENABLE),
                    .S_PWRITE
199
                    .S_PSELx
.S_PENABLE
200
201
                                     (M_PWDATA),
(M_PWDATA),
(M_PRDATA['APB_PSELX_GPI02*'DATA_WIDTH +: 'DATA_WIDTH]),
(M_PREADY['APB_PSELX_GPI02]),
                    .S_PWDATA
202
203
                    .S_PRDATA
                    S PREADY
204
                    .gpio
                                     (gpio2)
205
206
             );
207
             208
209
210
             ) uart0_apb (
211
212
                   .clk
                                     (clk),
                    .reset
213
                                     (soft_reset),
                   // apb slave to master interface
.S_PADDR (M_PADDR)
214
215
                                     (M_PWRITE),
(M_PSELx['APB_PSELX_UARTO]),
(M_PENABLE),
                    .S_PWRITE
                    .S_PSELx
.S_PENABLE
217
218
                                     (M_PWDATA),
(M_PWDATA),
(M_PRDATA[^APB_PSELX_UARTO*`DATA_WIDTH +: `DATA_WIDTH]),
(M_PREADY[^APB_PSELX_UARTO]),
219
                    .S_PWDATA
220
                    .S PRDATA
                    .S_PREADY
221
222
                    // wart wires
223
                    .tx_wire
                                     (uart_tx),
224
                    .rx_wire
                                     (uart rx)
225
226
227
             timer_apb timr0 (
    .clk (clk),
228
229
                    .reset
                                     (soft_reset),
                                     to master interface (M_PADDR),
230
                   // apb slave .S_PADDR
231
                                     (M_PADDR),
(M_PRITE),
(M_PSELx['APB_PSELX_TIMRO]),
(M_PENABLE),
(M_PWDATA),
(M_PRDATA['APB_PSELX_TIMRO*`DATA_WIDTH +: `DATA_WIDTH]),
(M_PREADY['APB_PSELX_TIMRO])
232
                    .S_PWRITE
233
                   .S_PSELx
.S_PENABLE
234
235
                    .S_PWDATA
236
                    .S_PRDATA
                   .S_PREADY (M_PREADY // ifdef DEF_ENABLE_INT
237
238
239
                     .out (ints ['DEF_INT_TIMRO]),
.int_data (ints_data['DEF_INT_TIMRO*'DATA_WIDTH +: 'DATA_WIDTH])
                   ,.out
240
241
242
243
             ):
244
             245
246
247
248
250
251
252
253
             ) regs0_apb (
                                     (clk),
(soft_reset),
254
                    .clk
                    .reset
255
                   // apb slave to master interface
.S_PADDR (M_PADDR),
.S_PWRITE (M_PWRITE),
.S_PSELx (M_PSELx[`APB_PSELX_REGS0]),
.S_PENABLE (M_PENABLE),
256
257
258
259
260
```

```
(M_PWDATA),
(M_PRDATA[^APB_PSELX_REGSO*`DATA_WIDTH +: `DATA_WIDTH]),
(M_PREADY[^APB_PSELX_REGSO])
261
                         .S_PWDATA
262
                         S PRDATA
                         .S_PREADY
263
264
                ):
265
                vmicro16_bram_ex_apb # (
   .BUS_WIDTH ( `APB_WIDTH),
   .MEM_WIDTH ( `DATA_WIDTH),
   .MEM_DEPTH ( `APB_BRAMO_CELLS),
   .CORE_ID_BITS ( `clog2( `CORES))
266
267
268
269
270
271
                 ) bram_apb (
                                               (clk),
(soft_reset),
272
                        .clk
273
                         .reset
                        // apb slave
274
                                               to master interface (M_PADDR),
275
                                               (M_PADDR),
(M_PWRITE),
(M_PSELx[`APB_PSELX_BRAMO]),
                         .S_PWRITE
276
                         .S_PSELx
                                               (M_PENABLE),
(M_PENABLE),
(M_PWDATA),
(M_PRDATA['APB_PSELX_BRAMO*'DATA_WIDTH +: 'DATA_WIDTH]),
(M_PREADY['APB_PSELX_BRAMO])
                         .S_PENABLE
.S_PWDATA
278
279
280
                         .S_PRDATA
281
                         .S_PREADY
                ):
282
283
                 // There must be atleast 1 core
`static_assert(`CORES > 0)
`static_assert(`DEF_MEM_INSTR_DEPTH > 0)
284
285
286
                   static_assert(`DEF_MMU_TIMO_CELLS > 0)
287
288
289
          // Single instruction memory 
`ifndef DEF_CORE_HAS_INSTR_MEM
290
291
                 // slave input/outputs from interconnect
wire [`APB_WIDTH-1:0] instr_M_F
292
                                                                          instr_M_PADDR;
293
                                                                           instr_M_PWRITE;
instr_M_PSELx;
instr_M_PENABLE;
                 wire
294
                 wire [1-1:0]
                                                                                                         // not shared
295
                 wire
296
                wire ['DATA_WIDTH-1:0]
wire [1*'DATA_WIDTH-1:0]
wire [1-1:0]
297
                                                                           instr_M_PWDATA;
                                                                          instr_M_PRDATA; // slave response
instr_M_PREADY; // slave response
298
299
300
                // Master apb interfaces
wire ['CORES*'APB_WIDTH-1:0]
wire ['CORES-1:0]
wire ['CORES-1:0]
wire ['CORES-1:0]
wire ['CORES*'DATA_WIDTH-1:0]
wire ['CORES*'DATA_WIDTH-1:0]
wire ['CORES-1:0]
301
                                                                          instr_w_PADDR;
instr_w_PWRITE;
302
303
                                                                          instr_w_PSELx;
instr_w_PENABLE;
instr_w_PWDATA;
304
305
306
                                                                          instr_w_PRDATA;
307
308
                                                                           instr_w_PREADY;
309
310
                 vmicro16_bram_apb #
                         .BUS_WIDTH
.MEM_WIDTH
                                                         APB_WIDTH),
DATA_WIDTH)
311
312
                         .MEM_DEPTH
                                                      ( DEF_MEM_INSTR_DEPTH),
313
                         .USE_INITS
314
                                                      ("INSTR ROM G")
315
                 ) instr_rom_apb (
316
                                                      (clk),
317
                         .clk
                         .reset
.S_PADDR
.S_PWRITE
                                                      (soft_reset),
(instr_M_PADDR),
318
319
320
                                                       (instr_M_PSELx)
321
                         .S_PSELx
.S_PENABLE
                                                      (instr_M_PENABLE),
322
323
                         .S_PWDATA
                                                      (),
                                                      (instr_M_PRDATA)
(instr_M_PREADY)
324
                          S PRDATA
                         .S PREADY
325
326
327
                 apb_intercon_s # (
    .MASTER_PORTS
    .SLAVE_PORTS
    .BUS_WIDTH
    .DATA_WIDTH
328
                                                      ('CORES),
329
                                                      (1),
(APB_WIDTH),
(DATA_WIDTH),
330
331
332
                         .HAS_PSELX_ADDR (0)
333
                 ) apb_instr_intercon (
    .clk (clk),
    .reset (soft_reset),
334
335
336
                        // APB master from cores
// master
.S_PADDR (instr_w_PAD
337
338
                                               (instr_w_PADDR)
339
                                               (instr_w_PWRITE),
(instr_w_PSELx),
(instr_w_PENABLE),
                         .S_PWRITE
340
                        .S_PSELx
.S_PENABLE
341
342
                         .S_PWDATA
                                               (instr_w_PWDATA),
343
                                               (instr_w_PRDATA),
(instr_w_PREADY),
344
                         .S PRDATA
                         S_PREADY
345
                        .S_PREADY (instr_w_PREADY),
// shared bus slaves
// slave outputs
.M_PADDR (instr_M_PADDR),
.M_PWRITE (instr_M_PWRITE),
.M_PSELx (instr_M_PSELx),
.M_PENABLE (instr_M_PENABLE),
346
347
348
349
350
351
```

```
(instr_M_PWDATA),
(instr_M_PRDATA),
(instr_M_PREADY)
352
                    .M_PWDATA
353
                   .M PRDATA
                    .M_PREADY
354
355
        `endif
356
357
358
             genvar i;
359
             generate for(i = 0; i < `CORES; i = i + 1) begin : cores</pre>
360
361
                   vmicro16_core # (
362
                         .CORE_ID
.DATA_WIDTH
                                                      (i),
                                                      ( DATA_WIDTH),
363
364
                         .MEM_INSTR_DEPTH (`DEF_MEM_INSTR_DEPTH),
.MEM_SCRATCH_DEPTH (`DEF_MMU_TIMO_CELLS)
365
366
                   ) c1 (
367
368
                         .clk
                                           (clk),
369
                         .reset
                                           (soft_reset),
370
371
                         // debug
372
                         .halt
                                           (w_halt[i]),
373
                         // interrupts
374
                         .ints (ints),
.ints_data (ints_data),
375
376
377
                         // Output master port 1
.w_PADDR (w_PADDR
.w_PWRITE (w_PWRITE
378
                                                          [`APB_WIDTH*i +: `APB_WIDTH]
[i]
379
380
                                           (w_PSELx
381
382
                         .w_PENABLE
                                           (w_PENABLE [i]
                                                          [`DATA_WIDTH*i +: `DATA_WIDTH]),
[`DATA_WIDTH*i +: `DATA_WIDTH]),
                                           (w_PWDATA
                         .w PWDATA
383
                         .w_PRDATA
                                           (w_PRDATA
384
                                                          [i]
                          .w_PREADY
                                           (w_PREADY
385
386
       `ifndef DEF_CORE_HAS_INSTR_MEM
387
                        _CORE_HAS_INSTR_MEM

// APB instruction rom
, // Output master port 2
.w2_PADDR (instr_w_PADDR [`APB_WIDTH*i +: `APB_WIDTH] ),
//.w2_PWRITE (instr_w_PWRITE [i] ),
.w2_PSELx (instr_w_PSELx [i] ),
.w2_PENABLE (instr_w_PENABLE [i] ),
//.w2_PWDATA (instr_w_PWDATA [`DATA_WIDTH*i +: `DATA_WIDTH]),
.w2_PRDATA (instr_w_PRDATA [`DATA_WIDTH*i +: `DATA_WIDTH]),
.w2_PREADY (instr_w_PREADY [i] )

388
389
390
391
392
393
394
395
396
        `endif
397
398
300
             end
400
             endgenerate
401
402
              403
             404
405
406
             407
408
409
410
              reg [15:0] bus_core_times [0:`CORES-1];
reg [15:0] core_work_times [0:`CORES-1];
411
             reg [15:0] bus_core_times
reg [15:0] core_work_times
reg [15:0] instr_fetch_times
412
413
414
                                                            [0: CORES-1];
415
             integer i2;
416
             initial
                   for(i2 = 0; i2 < `CORES; i2 = i2 + 1) begin
   bus_core_times[i2] = 0;</pre>
417
418
                         core_work_times[i2] = 0;
419
                   end
420
421
              // total bus time
422
             generate
423
                   genvar g2;
for (g2 =
424
                              = 0; g2 < CORES; g2 = g2 + 1) begin : formal_for_times always @(posedge clk) begin if (w_PSELx[g2])
425
426
427
428
                                                                              bus_core_times[g2] <= bus_core_times[g2] + 1;</pre>
429
                                                                  // Core working time
`ifndef DEF_CORE_HAS_INSTR_MEM
if (!w_PSELx[g2] && !instr_w_PSELx[g2])
430
431
432
                                                                  `else
433
                                                                               if (!w_PSELx[g2])
434
                                                                  `endif
435
                                                                                            if (!w_halt[g2])
436
                                                                                                                core_work_times[g2] <= core_work_times[g2] + 1;</pre>
437
438
439
                                             end
                                  end
440
             endgenerate
442
```

```
443
             reg [15:0] bus_time_average = 0;
            reg [15:0] bus_reqs_average = 0;
reg [15:0] fetch_time_average = 0;
444
445
            reg [15:0] work_time_average = 0;
446
447
            always @(all_halted) begin
for (i2 = 0; i2 < `CORES; i2 = i2 + 1) begin
448
449
                                               = bus_time_average
= bus_reqs_average
= work_time_average
450
                       bus_time_average
                                                                             + bus_core_times[i2];
                                                                            + bus_core_times[12];
+ bus_core_reqs_count[i2];
+ core_work_times[i2];
                       bus_reqs_average
work_time_average
451
452
453
                       fetch_time_average = fetch_time_average + instr_fetch_times[i2];
454
455
                  bus_time_average
bus_reqs_average
work_time_average = bus_reqs_average
work_time_average = work_time_average
                                                                       / `CORES;
/ `CORES;
/ `CORES;
457
458
459
                  fetch_time_average = fetch_time_average / `CORES;
460
461
               462
             463
464
             // 1 clock delay of w_PSELx
reg [`CORES-1:0] bus_core_reqs_last;
465
             // rising edges of each
wire [ CORES-1:0] bus_core_reqs_real;
467
468
             // storage for counters for each core reg [15:0] bus_core_reqs_count [0: CORES-1];
469
470
471
             initial
                  for(i2 = 0; i2 < `CORES; i2 = i2 + 1)
bus_core_reqs_count[i2] = 0;
472
473
474
               ' 1 clk delay to detect rising edge
475
             always @(posedge clk)
                  bus_core_reqs_last <= w_PSELx;</pre>
477
478
            generate
480
                  genvar g3;
                                          for (g3 = 0; g3 < `CORES; g3 = g3 + 1) begin : formal_for_reqs
// Detect new reqs for each core</pre>
481
                                          // Detect new reqs for each core
assign bus_core_reqs_real[g3] = w_PSELx[g3] >
482
483
484
                                                                                                                                                                bus core red
                                          always @(posedge clk)
if (bus_core_reqs_real[g3])
bus_core_reqs_coun
485
486
487
                                                                         bus_core_reqs_count[g3] <= bus_core_reqs_count[g3] + 1;
488
489
490
                              end
             endgenerate
491
492
493
             `ifndef DEF_CORE_HAS_INSTR_MEM
494
                  495
496
497
498
                  integer i3;
500
                  initial
                       for(i3 = 0; i3 < `CORES; i3 = i3 + 1)
501
502
                             instr_fetch_times[i3] = 0;
503
                  // total bus time // Instruction fetches occur on the w2 master port
504
505
                  generate
506
                       genver g4;
for (g4 = 0; g4 < `CORES; g4 = g4 + 1) begin : formal_for_fetch_times
    always @(posedge clk)
        if (instr_w_PSELx[g4])
              instr_fetch_times[g4] <= instr_fetch_times[g4] + 1;</pre>
507
508
509
510
511
512
513
                  endgenerate
             `endif
514
515
             endif // end FORMAL
517
518
       endmodule
```

B.4 vmicro16_periph.v

Various memory-mapped APB peripherals, such as GPIO, UART, timers, and memory.

```
1  // Vmicro16 peripheral modules
2
3  `include "vmicro16_soc_config.v"
4  `include "formal.v"
```

```
5
      // Simple watchdog peripheral
module vmicro16_watchdog_apb # (
 6
           parameter BUS_WIDTH = 16,
parameter NAME = "WD",
parameter CLK_HZ = 50_000_000
      parameter CLK_HZ
 9
10
11
           input clk,
13
           input reset,
            // APB Slave to master interface
input [0:0] S_PADDR, // not used (optimised out)
S_PWRITE,
14
15
           input [0:0]
16
17
                                                         S_PSELx,
S_PENABLE,
19
            input
           input [0:0]
                                                         S_PWDATA,
20
21
           // prdata not used output [0:0]
^{22}
                                                         S_PRDATA,
23
24
            output
                                                         S_PREADY,
25
            // watchdog reset, active high
26
           output reg
                                                         wdreset
27
      );
           //assign S_PRDATA = (S_PSELx & S_PENABLE) ? gpio : 16'h0000; assign S_PREADY = (S_PSELx & S_PENABLE) ? 1'b1 : 1'b0;
29
30
                               = (S_PSELx & S_PENABLE & S_PWRITE);
31
32
            // countdown timer
33
           reg [`clog2(CLK_HZ)-1:0] timer = CLK_HZ;
34
35
           wire w_wdreset = (timer == 0);
36
37
           // infer a register to aid timing
initial wdreset = 0;
always @(posedge clk)
   wdreset <= w_wdreset;</pre>
39
40
42
           always @(posedge clk)
43
                 if (we) begin
44
                       $display($time, "\t\%s <= RESET", NAME);
timer <= CLK_HZ;</pre>
45
46
                 end else begin
47
                       timer <= timer - 1;
                 end
49
      endmodule
50
51
      module timer_apb # (
    parameter CLK_HZ = 50_000_000
) (
52
53
54
            input clk,
55
56
           input reset,
57
           input clk_en,
59
           // 0 16-bit value R/W
// 1 16-bit control R
// 2 16-bit prescaler
input [1:0]
60
61
                                             b0 = start, b1 = reset
62
                                                         S_PADDR,
63
64
65
            input
                                                         S PWRITE.
                                                         S_PSELx,
66
            input
67
            input
                                                          S_PENABLE,
68
                           [`DATA_WIDTH-1:0]
                                                         S PWDATA.
69
70
            output reg [`DATA_WIDTH-1:0]
71
            output
                                                         S PREADY
72
            output out,
output [`DATA_WIDTH-1:0] int_data
73
      );
           76
77
79
80
           reg [`DATA_WIDTH-1:0] r_counter = 0;
reg [`DATA_WIDTH-1:0] r_load = 0;
reg [`DATA_WIDTH-1:0] r_pres = 0;
reg [`DATA_WIDTH-1:0] r_ctrl = 0;
82
83
85
           localparam CTRL_START = 0;
localparam CTRL_RESET = 1;
localparam CTRL_INT = 2;
86
87
88
89
           localparam ADDR_LOAD = 2'b00;
localparam ADDR_CTRL = 2'b01;
localparam ADDR_PRES = 2'b10;
90
91
92
93
            always @(*) begin
                 S_PRDATA = 0;
95
```

```
96
                                     if (en)
                                                 case(S_PADDR)
  97
                                                           a(S_PADDR)
ADDR_LOAD: S_PRDATA = r_counter;
ADDR_CTRL: S_PRDATA = r_ctrl;
//ADDR_CTRL: S_PRDATA = r_pres;
default: S_PRDATA = 0;
  98
  99
100
101
102
103
                          end
104
                          // prescaler counts from r_pres to 0, emitting a stb signal
// to enable the r_counter step
reg [`DATA_WIDTH-1:0] r_pres_counter = 0;
105
106
107
                          wire counter_en = (r_pres_counter == 0);
always @(posedge clk)
108
109
                                     ays @(posedge clk)
if (r_pres_counter == 0)
   r_pres_counter <= r_pres;</pre>
110
111
113
                                                r_pres_counter <= r_pres_counter - 1;</pre>
114
                          always @(posedge clk)
115
116
                                      if (we)
                                                            // Write to the load register:
// Set load register
// Set counter
                                                 case(S_PADDR)
117
118
                                                            // Set counter register ADDR_LOAD: begin
120
121
                                                                       r_load
                                                                                                                      <= S_PWDATA;
122
                                                                       r_counter <= S_PWDATA;
$display($time, "\t\tmr0: WRITE LOAD: %h", S_PWDATA);</pre>
123
124
125
                                                            ADDR_CTRL: begin
    r ctrl <= S PWDATA:</pre>
126
127
                                                                        $\frac{1}{2} \text{square} \te
128
129
                                                            ADDR_PRES: begin
r_pres <= S_PWDATA;
130
131
                                                                        $display($time, "\t\ttimr0: WRITE PRES: %h", S_PWDATA);
                                                            end
133
                                                endcase
134
135
                                     else
                                                 if (r_ctrl[CTRL_START]) begin
  if (r_counter == 0)
    r_counter <= r_load;</pre>
136
137
138
                                                 else if(counter_en)
    r_counter <= r_counter -1;
end else if (r_ctrl[CTRL_RESET])</pre>
139
140
141
                                                           r_counter <= r_load;
143
                         // generate the output pulse when r_counter == 0
// out = (counter reached zero & counter started)
assign out = (r_counter == 0) && r_ctrl[CTRL_START]; // && r_ctrl[CTRL_INT];
assign int_data = {`DATA_WIDTH{1'b1}};
144
146
147
148
149
              // APB wrapped vmicro16_bram
module vmicro16_bram_apb # (
150
151
                         parameter BUS_WIDTH
parameter MEM_WIDTH
parameter MEM_DEPTH
152
                                                                                                16,
                                                                                           = 16,
= 64,
153
154
                                                                                           = 0,
155
                          parameter APB_PADDR
                          parameter USE_INITS parameter NAME
156
                                                                                           = 0,
= "BRAM",
157
158
                         parameter CORE_ID
                                                                                            = 0
159
              ) (
                         input clk,
160
                          input reset,
161
                           // APB Slave to master interface
162
                          input ['clog2(MEM_DEPTH)-1:0] S_PADDR,
163
                                                                                                                      S_PWRITE,
164
                          input
165
                          input
                                                                                                                      S_PENABLE,
S_PWDATA,
166
                          input
                                            [BUS_WIDTH-1:0]
167
                          input
168
                          output [BUS_WIDTH-1:0]
                                                                                                                      S_PRDATA,
169
170
                          output
171
              );
                          wire [MEM_WIDTH-1:0] mem_out;
173
                          assign S_PRDATA = (S_PSELx & S_PENABLE) ? mem_out : 16'h0000; assign S_PREADY = (S_PSELx & S_PENABLE) ? 1'b1 : 1'b0; assign we = (S_PSELx & S_PENABLE & S_PWRITE);
174
176
177
178
                          always @(*)
                                     if (S_PSELx && S_PENABLE)
$display($time, "\t\t"s => %h", NAME, mem_out);
179
180
181
182
                          always @(posedge clk)
                                     if (we)
183
                                                 184
186
```

```
vmicro16_bram # (
.MEM_WIDTH (
.MEM_DEPTH (
187
                                     (MEM_WIDTH), (MEM_DEPTH),
188
189
                    .NAME
.USE_INITS
190
                                      (NAMĒ),
                                     (1),
(-1)
191
                    .CORE_ID
192
193
             ) bram_apb (
                   .clk
194
                                     (clk),
                                     (reset),
                    .reset
195
196
197
                    .{\tt mem\_addr}
                                     (S_PADDR)
                                     (S PWDATA).
198
                    .mem in
                                     (we),
                   .mem_we
199
200
                    .mem_out
                                     (mem_out)
             ):
201
        endmodule
202
203
       // Shared memory with hardware monitor (LWEX/SWEX)
module vmicro16_bram_ex_apb # (
   parameter BUS_WIDTH = 16,
   parameter MEM_WIDTH = 16,
   parameter MEM_DEPTH = 64,
204
205
206
207
208
             parameter CORE_ID_BITS = 3,
parameter SWEX_SUCCESS = 16'h0000,
parameter SWEX_FAIL = 16'h0001
209
210
211
       ) (
212
213
              input clk,
214
              input reset,
215
             216
                                                                      S_PADDR /
217
                                                            S PADDR.
218
219
220
              input
                                                            S PWRITE.
                                                            S_PSELx,
S_PENABLE,
             input input
221
222
              input [MEM_WIDTH-1:0]
223
                                                            S_PWDATA,
224
              output reg [MEM_WIDTH-1:0]
                                                            S_PRDATA,
225
                                                            S_PREADY
226
              output
       );
227
              // exclusive flag checks
wire [MEM_WIDTH-1:0] mem_out;
228
229
230
                                            swex_success = 0;
231
              localparam ADDR_BITS = `clog2(MEM_DEPTH);
232
233
             // hack to create a 1 clock delay to S_PREADY
// for bram to be ready
reg cdelay = 1;
234
235
236
             always @(posedge clk)
if (S_PSELx)
237
238
239
                         cdelay <= 0;
240
                   else
                         cdelay <= 1;</pre>
241
242
             \label{eq:continuous} $$//assign S_PREADY = (S_PSELx & S_PENABLE) ? swex_success ? 16'hF0F0 : 16'h0000; assign S_PREADY = (S_PSELx & S_PENABLE & (!cdelay)) ? 1'b1 : 1'b0; assign we = (S_PSELx & S_PENABLE & S_PWRITE); 
243
244
245
                                    = (S_PSELx & S_PENABLE);
247
              // Similar to:
248
249
                    http://infocenter.arm.com/help/index.jsp?topic=/com.arm.doc.dui0204f/Cihbghef.html
250
              // mem_wd is the CORE_ID sent in bits [18:16]
251
             // mem_wd is the CURE_ID sent in ords [IG.IG]
localparam TOP_BIT_INDEX = `APB_WIDTH -1;
localparam PADDR_CORE_ID_MSB = TOP_BIT_INDEX - 2;
localparam PADDR_CORE_ID_LSB = PADDR_CORE_ID_MSB - (CORE_ID_BITS-1);
252
253
254
255
              // [LWEX, CORE_ID, mem_addr] from S_PADDR
256
                                                          = S_PADDR[TOP_BIT_INDEX];
= S_PADDR[TOP_BIT_INDEX-1];
d = S_PADDR[PADDR_CORE_ID_MSB:PADDR_CORE_ID_LSB];
257
             wire
                                                lwex
258
              wire
                                                swex
              wire [CORE_ID_BITS-1:0] core_id
259
              // CORE_ID to write to ex_flags register
wire [ADDR_BITS-1:0] mem_addr = S_PADDR[ADDR_BITS-1:0];
260
261
262
             263
264
265
266
             // Check exclusive access flags
always @(*) begin
267
268
                   swex_success = 0;
269
270
                   if (en)
                          // buq!
271
                         if (!swex && !lwex)
272
273
                               swex_success = 1;
274
                         else if (swex)
                              if (\(\sum_{\text{is_locked_self}}\)
if (is_locked && !is_locked_self)
// someone else has locked it
swex_success = 0;
275
277
```

```
278
                            else if (is_locked && is_locked_self)
279
                                  swex_success = 1;
            end
280
281
            always @(*)
    if (swex)
282
283
284
                       if (swex_success)
285
                            S_PRDATA = SWEX_SUCCESS;
286
                            S_PRDATA = SWEX_FAIL;
287
288
                       S_PRDATA = mem_out;
289
290
291
            wire reg_we = en && ((lwex && !is_locked)
292
                                    || (swex && swex_success));
293
294
            reg [CORE_ID_BITS:0] reg_wd;
            always @(*) begin
  reg_wd = {{CORE_ID_BITS}{1'b0}};
295
296
297
298
                 if (en)
                          if wanting to lock the addr
299
                       if (lwex)
300
                            // and not already locked
if (!is_locked) begin
    reg_wd = (core_id + 1);
301
302
303
                            end
304
                       else if (swex)
   if (is_locked && is_locked_self)
      reg_wd = {{CORE_ID_BITS}{1'b0}};
305
306
307
308
309
            // Exclusive flag for each memory cell
vmicro16_bram # (
    .MEM_WIDTH (CORE_ID_BITS + 1),
    .MEM_DEPTH (MEM_DEPTH),
310
311
312
313
314
                  .USE_INITS
                                  (0),
315
                  .NAME
                                  ("rexram")
            ) ram_exflags (
316
                                  (clk),
317
                 .clk
318
                  .reset
                                  (reset),
319
                  .mem_addr
                                  (mem_addr),
320
321
                  .mem_in
                                  (reg_wd),
                                  (reg_we),
(ex_flags_read)
322
                  .mem we
323
                  .mem_out
324
325
            always @(*)
326
                 if (S_PSELx && S_PENABLE)
$display($time, "\t\tBRAMex[%h] READ %h\tCORE: %h", mem_addr, mem_out, S_PADDR[16 +: CORE_ID_BITS]);
327
328
329
            always @(posedge clk)
330
331
                  if (we)
                       display($time, "\t\tBRAMex[%h] WRITE %h\tCORE: %h", mem_addr, S_PWDATA, S_PADDR[16 +: CORE_ID_BITS]);
332
333
334
            vmicro16_bram # (
                                  (MEM_WIDTH), (MEM_DEPTH),
335
                  .MEM_WIDTH .MEM_DEPTH
336
                                  (0),
("BRAMexinst")
337
                  .USE_INITS
338
                  .NAME
            ) bram_apb (
339
340
                  .clk
                                  (clk),
341
                  .reset
                                  (reset),
342
343
                  .mem_addr
                                  (mem_addr),
344
                  .mem_in
                                  (S_PWDATA),
345
                  .mem we
                                  (we && swex_success),
                  .mem_out
                                  (mem_out)
346
            );
347
348
       endmodule
349
       // Simple APB memory-mapped register set
350
       module vmicro16_regs_apb # (
parameter BUS_WIDTH
parameter DATA_WIDTH
351
                                                  = 16.
352
                                                  = 16,
353
            parameter CELL_DEPTH = 8,
parameter PARAM_DEFAULTS_R0 = 0,
parameter PARAM_DEFAULTS_R1 = 0
354
                                                  = 8,
355
356
357
       ) (
            input clk,
input reset,
// APB Slave to master interface
input [`clog2(CELL_DEPTH)-1:0] S_PADDR.
358
359
360
361
                                                        S_PWRITE,
362
            input
363
            input
                                                       S_PENABLE.
364
            input
            input [DATA_WIDTH-1:0]
365
                                                       S_PWDATA,
366
            output [DATA_WIDTH-1:0]
                                                       S_PRDATA,
367
368
            output
                                                       S_PREADY
```

```
369
      );
            wire [DATA_WIDTH-1:0] rd1;
370
371
            assign S_PRDATA = (S_PSELx & S_PENABLE) ? rd1 : 16'h0000; assign S_PREADY = (S_PSELx & S_PENABLE) ? 1'b1 : 1'b0; assign reg_we = (S_PSELx & S_PENABLE & S_PWRITE);
372
373
            assign reg_we
374
375
376
            always @(*)
    if (reg_we)
377
                      378
379
380
           always @(*)
381
382
                  rassert(reg_we == (S_PSELx & S_PENABLE & S_PWRITE))
383
            vmicro16_regs # (
384
385
                 .CELL_DEPTH
                                           (CELL_DEPTH),
                 .CELL_WIDTH (DATA_WIDTH),
.PARAM_DEFAULTS_RO (PARAM_DEFAULTS_RO),
386
387
388
                 .PARAM_DEFAULTS_R1 (PARAM_DEFAULTS_R1)
389
           ) regs_apb (
                 .clk
                           (clk),
(reset),
390
                 .reset
391
                 // port.rs1
392
                            (S_PADDR),
393
                 .rd1
                            (rd1),
394
                            (reg_we),
(S_PADDR),
(S_PWDATA)
395
                 .we
396
                 .ws1
397
                 .wd
                 // port 2 unconnected //.rs2 (), //.rd2 ()
398
399
400
401
402
      endmodule
403
       // Simple GPIO write only peripheral
404
      module vmicro16_gpio_apb # (
parameter BUS_WIDTH = 16,
parameter DATA_WIDTH = 16,
405
406
407
           parameter PORTS
                                     = 8,
= "GPIO"
408
           parameter NAME
409
      ) (
410
            input clk,
411
            input reset,
// APB Slave to master interface
412
413
            input [0:0]
                                                     S_PADDR, // not used (optimised out)
414
                                                     S_PWRITE,
415
            input
                                                     S_PSELx,
S_PENABLE,
416
            input
417
            input
            input [DATA_WIDTH-1:0]
418
                                                     S_PWDATA,
419
            output [DATA_WIDTH-1:0]
                                                     S_PRDATA,
420
421
            output
                                                     S_PREADY,
            output reg [PORTS-1:0]
422
                                                     gpio
      );
423
           assign S_PRDATA = (S_PSELx & S_PENABLE) ? gpio : 16'h0000; assign S_PREADY = (S_PSELx & S_PENABLE) ? 1'b1 : 1'b0; assign ports_we = (S_PSELx & S_PENABLE & S_PWRITE);
424
425
426
427
428
            always @(posedge clk)
                 429
430
431
432
433
434
                 end
435
      endmodule
```

B.5 vmicro16.v

Vmicro16 CPU core module.

```
// This file contains multiple modules.
// Verilator likes 1 file for each module
/* verilator lint_off DECLFILENAME */
/* verilator lint_off UNUSED */
/* verilator lint_off BLKSEQ */
/* verilator lint_off WIDTH */
// Include Vmicro16 ISA containing definitions for the bits
include "vmicro16_isa.v"

include "clog2.v"
include "formal.v"
```

```
16
           // Ints module aims to be a SYNCHRUNUUS, WRITE_FIRST BLUCK RAM
// https://www.xilinx.com/support/documentation/user_guides/ug473_7Series_Memory_Resources.pdf
// https://www.xilinx.com/support/documentation/user_guides/ug383.pdf
// https://www.xilinx.com/support/documentation/sw_manuals/xilinx2016_4/ug901-vivado-synthesis.pdf
module vmicro16_bram # (
  17
  19
  20
                    parameter MEM_WIDTH
parameter MEM_DEPTH
parameter CORE_ID
parameter USE_INITS
  21
                                                                              = 64,
 22
                                                                             = 0,
  23
  24
 25
                      parameter PARAM_DEFAULTS_R0 = 0,
                      parameter PARAM_DEFAULTS_R1 = 0,
parameter PARAM_DEFAULTS_R2 = 0,
 26
 27
                      parameter PARAM_DEFAULTS_R3 = 0
                                                                                    "BRAM"
 29
                     parameter NAME
            ) (
 30
 31
                      input clk,
                      input reset,
  32
 33
                                                [`clog2(MEM_DEPTH)-1:0] mem_addr,
[MEM_WIDTH-1:0] mem_in,
                      input
                                                                                                        mem_in,
 35
                      input
 36
                      input.
                                                                                                        mem we
                     output reg [MEM_WIDTH-1:0]
 37
                                                                                                        mem_out
            );
                      // memory vector
(* ram_style = "block" *)
 39
 40
                     reg [MEM_WIDTH-1:0] mem [0:MEM_DEPTH-1];
 41
  42
                       // not sunthesizable
 43
  44
                      integer i;
  45
                      initial begin
                              for (i = 0; i < MEM_DEPTH; i = i + 1) mem[i] = 0;
mem[0] = PARAM_DEFAULTS_R0;
mem[1] = PARAM_DEFAULTS_R1;
mem[2] = PARAM_DEFAULTS_R2;
mem[3] = PARAM_DEFAULTS_R3;</pre>
 46
 47
  48
  49
 50
  51
                               if (USE_INITS) begin
//`define TEST_S
    ifdef TEST_SW
  52
 53
  54
                                         $readmemh("E:\\Projects\\uni\\vmicro16\\sw\\verilog_memh.txt", mem);
  55
 56
                                           endif
 57
                                         `define TEST_ASM
`ifdef TEST ASM
 59
                                         $readmenh("E:\\Projects\\uni\\vmicro16\\sw\\asm.s.hex", mem);
  60
  61
 62
                                        //`define TEST_COND
  `ifdef TEST_COND
mem[0] = {`VMICR016_OP_MOVI,
mem[0] = {`VMICR016_OP_MOVI,
 63
  64
                                                                                                                    3'h7, 8'hCO}; // lock
3'h7, 8'hCO}; // lock
 65
 66
 67
  68
                                        //`define TEST_CMP
  `ifdef TEST_CMP
mem[0] = {`VMICR016_OP_MOVI,
mem[1] = {`VMICR016_OP_MOVI,
mem[2] = {`VMICR016_OP_CMP,
  69
  70
                                                                                                                    3'h0, 8'h0A};
3'h1, 8'h0B};
3'h1, 3'h0, 5'h1};
  72
  73
  74
  75
                                       //define TEST_LWEX

ifdef TEST_LWEX

mem[0] = {\text{VMICR016_OP_MOVI,}}

mem[1] = {\text{VMICR016_OP_LW,}}

mem[2] = {\text{VMICR016_OP_LW,}}

mem[3] = {\text{VMICR016_OP_LWEX,}}

mem[4] = {\text{VMICR016_OP_SWEX,}}
  76
  77
                                                                                                                    3'h0, 8'hC5};
3'h0, 3'h0, 5'h1};
3'h2, 3'h0, 5'h1};
  79
  80
                                                                                                                     3'h2, 3'h0, 5'h1};
  81
  82
                                                                                                                    3'h3. 3'h0. 5'h1}:
                                           endif
 83
                                       // define TEST_MULTICORE

ifdef TEST_MULTICORE

mem[0] = {\text{VMICR016_OP_MOVI,}}
mem[1] = {\text{VMICR016_OP_MOVI,}}
mem[2] = {\text{VMICR016_OP_MOVI,}}
mem[3] = {\text{VMICR016_OP_MOVI,}}
mem[4] = {\text{VMICR016_OP_MOVI,}}
mem[5] = {\text{VMICR016_OP_MOVI,}}
mem[6] = {\text{VMICR016_OP_MOVI,}}
mem[7] = {\text{VMICR016_OP_MOVI,}}
mem[8] = {\text{VMICR016_OP_MOVI,}}
mem[9] = {\text{VMICR016_OP_SW,}}
*endif
  84
  85
 86
                                                                                                                   3'h0, 8'h90;,
3'h1, 8'h33};
3'h1, 3'h0, 5'h0};
3'h0, 8'h80};
  87
  88
  89
  90
                                                                                                                    3'h0, 8'h80;
3'h1, 8'h33;
3'h1, 8'h33;
3'h1, 8'h33;
3'h1, 8'h33;
3'h0, 8'h91;
3'h2, 3'h0, 5'h0);
 91
 92
 93
 95
 96
 97
 98
                                       //`define TEST_BR

`ifdef TEST_BR

mem[0] = {`VMICR016_OP_MOVI, 3'h0, 8'h0};

mem[1] = {`VMICR016_OP_MOVI, 3'h3, 8'h3};

mem[2] = {`VMICR016_OP_MOVI, 3'h1, 8'h2};

mem[3] = {`VMICR016_OP_ARITH_U, 3'h0, 3'h1, 5'b11111};

mem[4] = {`VMICR016_OP_BR, 3'h3, `VMICR016_OP_BR_U};
 99
100
101
102
103
105
```

```
106
                                                              mem[5] = {`VMICRO16_OP_MOVI,
                                                                                                                                                                            3'h0, 8'hFF};
107
                                                                 endif
108
                                                             //`define ALL_TEST
`ifdef ALL_TEST
// Standard all test
// REGSO
109
110
111
112
                                                            mem[0] = {`VMICRO16_OP_MOVI,
mem[1] = {`VMICRO16_OP_SW,
mem[2] = {`VMICRO16_OP_SW,
                                                                                                                                                                                3'h0, 8'h81};
3'h1, 3'h0, 5'h0}; // MMU[0x81] = 6
3'h2, 3'h0, 5'h1}; // MMU[0x82] = 6
113
114
115
116
                                                              // GPI00
                                                            mem[3] = {`VMICRO16_OP_MOVI,
mem[4] = {`VMICRO16_OP_MOVI,
mem[5] = {`VMICRO16_OP_SW,
mem[6] = {`VMICRO16_OP_LW,
                                                                                                                                                                              3'h0, 8'h90};
3'h1, 8'hD};
3'h1, 3'h0, 5'h0};
3'h2, 3'h0, 5'h0};
117
118
120
                                                              // TIMO
121
                                                            mem[7] = {`VMICRO16_OP_MOVI,
mem[8] = {`VMICRO16_OP_LW,
                                                                                                                                                                               3'h0, 8'h07};
3'h3, 3'h0, 5'h03};
122
123
                                                               // UARTO
                                                           // UARTO

mem[9] = {`VMICRO16_OP_MOVI,
    mem[10] = {`VMICRO16_OP_MOVI,
    mem[11] = {`VMICRO16_OP_SW,
    mem[12] = {`VMICRO16_OP_SW,
    mem[13] = {`VMICRO16_OP_SW,
    mem[14] = {`VMICRO16_OP_SW,
    mem[15] = {`VMICRO16_OP_SW,
    mem[16] = {`VMICRO16_OP_SW,
    mem[17] = {`VMICRO16_OP_SW,
    mem[18] = {`VMICRO16_OP_SW,
    mem[18] = {`VMICRO16_OP_SW,
    mem[19] = {`VMICRO16_OP_SW,
    mem[20] = {`VMICRO16_OP_SW,
    mem[21] = {`VMICR
124
                                                                                                                                                                                                                                                     // UARTO
// ascii A
125
                                                                                                                                                                                  3'h0, 8'hA0}; // UAR
3'h1, 8'h41}; // asc
3'h1, 3'h0, 5'h0};
3'h1, 8'h42}; // ascii B
3'h1, 3'h0, 5'h0};
3'h1, 8'h43}; // ascii C
3'h1, 3'h0, 5'h0};
3'h1, 8'h44}; // ascii D
3'h1, 8'h45}; // ascii D
3'h1, 8'h45}; // ascii D
3'h1, 8'h46}; // ascii E
3'h1, 3'h0, 5'h0};
3'h1, 8'h46}; // ascii E
                                                                                                                                                                                   3'h0, 8'hA0};
126
127
128
129
130
131
132
133
134
135
136
137
                                                              // BRAMO
138
                                                            mem[22] = {`VMICRO16_OP_MOVI,
mem[23] = {`VMICRO16_OP_MOVI,
mem[24] = {`VMICRO16_OP_SW,
                                                                                                                                                                                  3'h0, 8'hC0};
3'h1, 8'hA};
3'h1, 3'h0, 5'h5};
3'h2, 3'h0, 5'h5};
139
140
141
                                                            143
                                                                                                                                                                                  3'h0, 8'h91};
3'h1, 8'h12};
3'h1, 3'h0, 5'h0};
3'h2, 3'h0, 5'h0};
144
146
147
148
                                                            mem[30] = {`VMICRO16_OP_MOVI,
mem[31] = {`VMICRO16_OP_MOVI,
mem[32] = {`VMICRO16_OP_SW,
                                                                                                                                                                                   3'h0, 8'h92};
3'h1, 8'h56};
3'h1, 3'h0, 5'h0};
149
150
151
152
153
                                                              //`define TEST_BRAM
`ifdef TEST_BRAM
154
155
                                                            // 2 core BRAMO test
mem[0] = {\cdot VMICR016_OP_MOVI,
mem[1] = {\cdot VMICR016_OP_MOVI,
mem[2] = {\cdot VMICR016_OP_SW,
mem[3] = {\cdot VMICR016_OP_LW,
156
                                                                                                                                                                              3'h0, 8'hC0};
3'h1, 8'hA};
3'h1, 3'h0, 5'h5};
3'h2, 3'h0, 5'h5};
157
158
159
160
                                                                 endif
161
162
                                               \quad \text{end} \quad
163
                                end
164
                                always @(posedge clk) begin
    // synchronous WRITE_FIRST (page 13)
    if (mem_we) begin
165
166
167
                                                             168
169
170
                                               end else
171
                                                             mem_out <= mem[mem_addr];</pre>
172
173
                                 end
174
                                 // TODO: Reset impl = every clock while reset is asserted, clear each cell one at a time, mem[i++] <= 0
175
176
                   endmodule
177
178
179
                 module vmicro16_core_mmu # (
    parameter MEM_WIDTH = 16,
180
181
                                                                                                                   = 64,
                                  parameter MEM_DEPTH
182
                 parameter CORE_ID = 3'h0,
  parameter CORE_ID_BITS = `clog2(`CORES)
) (
183
184
186
                                 input clk,
187
188
                                input reset,
189
                                input req,
190
                                output busy,
191
192
                                  // From core
193
                                                                        [MEM_WIDTH-1:0]
                                input
                                                                                                                                  mmu_addr,
194
                                                                          [MEM_WIDTH-1:0]
                                  input
                                                                                                                                    mmu_in,
196
                                 input
                                                                                                                                     mmu_we
```

```
197
             input
                                                    mmu_lwex,
                                                    mmu_swex,
198
             input
             output reg [MEM_WIDTH-1:0] mmu_out,
199
200
201
             // interrupts
             output reg ['DATA_WIDTH*'DEF_NUM_INT-1:0] ints_vector, output reg ['DEF_NUM_INT-1:0] ints_mask,
202
203
204
             // TO APB interconnect
205
             output reg [ APB_WIDTH-1:0] M_PADDR,
206
207
             output reg
                                                      M_PWRITE,
                                                     M_PSELx,
M_PENABLE,
             output reg
208
209
             output reg
210
             output reg [MEM_WIDTH-1:0]
                                                     M_PWDATA,
             // from interconnect
input [MEM_WIDTH-1:0]
211
                                                     M PRDATA.
212
213
             input
                                                      M_PREADY
214
       );
             localparam MMU_STATE_T1 = 0;
localparam MMU_STATE_T2 = 1;
localparam MMU_STATE_T3 = 2;
215
216
217
                                                = MMU STATE T1:
218
             reg [1:0] mmu_state
219
            reg [MEM_WIDTH-1:0] per_out = 0;
wire [MEM_WIDTH-1:0] tim0_out;
220
221
222
             assign busy = req || (mmu_state == MMU_STATE_T2);
224
            225
226
227
228
229
230
231
232
                             && (mmu_addr <= `DEF_MMU_INTSM_E);</pre>
234
            235
236
237
238
239
            240
241
242
243
244
             // Special register selects
localparam SPECIAL_REGS = 8;
wire [MEM_WIDTH-1:0] sr_val;
245
246
247
248
249
                ' Interrupt vector and mask
             initial ints_vector = 0;
initial ints_mask = 0;
wire [2:0] intv_addr = mmu_addr[`clog2(`DEF_NUM_INT)-1:0];
250
251
252
253
             always @(posedge clk)
254
                  if (intv_we)
                        ints_vector[intv_addr*`DATA_WIDTH +: `DATA_WIDTH] <= mmu_in;</pre>
255
257
            always @(posedge clk)
    if (intm_we)
258
259
                        ints_mask <= mmu_in;</pre>
260
261
262
             always @(ints_vector)
                  %display($time,
"\tC%d\t\tints_vector W: | %h %h %h %h | %h %h %h %h |",
263
264
                               CORE_ID,
                        CORE_ID,
ints_vector[0*`DATA_WIDTH +: `DATA_WIDTH],
ints_vector[1*`DATA_WIDTH +: `DATA_WIDTH],
ints_vector[2*`DATA_WIDTH +: `DATA_WIDTH],
ints_vector[3*`DATA_WIDTH +: `DATA_WIDTH],
ints_vector[4*`DATA_WIDTH +: `DATA_WIDTH],
ints_vector[6*`DATA_WIDTH +: `DATA_WIDTH],
ints_vector[6*`DATA_WIDTH +: `DATA_WIDTH],
ints_vector[7*`DATA_WIDTH +: `DATA_WIDTH],
ints_vector[7*`DATA_WIDTH +: `DATA_WIDTH]).
265
266
267
268
269
270
271
272
273
274
275
             always @(intm_we)
                  $display($time, "\tC%d\t\tintm_we W: %b", CORE_ID, ints_mask);
277
278
             // Output port
always @(*)
    if (t
279
280
                             (tim0_en) mmu_out = tim0_out;
281
                  else if (sreg_en) mmu_out = sr_val;
else if (intv_en) mmu_out = ints_vector[mmu_addr[2:0]*`DATA_WIDTH
282
283
                                                                                +: `DATA_WIDTH];
284
                  else if (intm_en) mmu_out = ints_mask;
285
                                            mmu_out = per_out;
286
287
```

```
// APB master to slave interface
always @(posedge clk)
    if (reset) begin
288
289
290
                            mmu_state <= MMU_STATE_T1;
M_PEARBLE <= 0;
291
292
                            M_PADDR <= 0;
M_PWDATA <= 0;
293
294
295
                            M_PSELx <= 0;
M_PWRITE <= 0;
296
297
298
                      else
                            casex (mmu_state)
    MMU_STATE_T1: begin
299
300
                                         if (req && apb_en) begin
M_PADDR <= {mmu_lwe
301
                                                                302
303
304
                                                                       CORE_ID[CORE_ID_BITS-1:0],
305
                                                                       mmu_addr[MEM_WIDTH-1:0]};
306
307
                                                M_PWDATA <= mmu_in;</pre>
                                               M_PSELx <= 1;
M_PWRITE <= mmu_we;</pre>
308
309
310
311
                                                mmu_state <= MMU_STATE_T2;</pre>
                                         end
312
                                   end
313
314
                                   `ifdef FIX_T3
     MMU_STATE_T2: begin
     M_PENABLE <= 1;</pre>
315
316
317
318
                                                if (M_PREADY == 1'b1) begin
319
                                                      mmu_state <= MMU_STATE_T3;
320
                                                end
321
                                         end
322
323
324
                                         MMU_STATE_T3: begin
                                                // Slave has output a ready signal (finished)
M_PENABLE <= 0;</pre>
325
326
                                               M_PADDR <= 0;
M_PWDATA <= 0;
327
328
                                                               <= 0;
                                                M PSELx
329
                                                M_PWRITE <= 0;
330
                                                // Clock the peripheral output into a reg,
// to output on the next clock cycle
per_out <= M_PRDATA;
331
332
                                                per_out
333
334
                                                mmu_state <= MMU_STATE_T1;</pre>
335
                                         end
336
337
                                   `else
                                          // No FIX_T3
338
                                        // No F1X_13
MMU_STATE_T2: begin
if (M_PREADY == 1'b1) begin
M_PENABLE <= 0;
M_PADDR <= 0;
M_PWDATA <= 0;
M_DEFI* <= 0:
339
340
341
342
343
                                                      M_PSELx <= 0;
M_PWRITE <= 0;
// Clock the peripheral output into a reg,
// to output on the next clock cycle
per_out <= M_PRDATA;
344
345
346
347
348
349
350
                                                      mmu_state <= MMU_STATE_T1;</pre>
351
                                                end else begin
   M_PENABLE <= 1;</pre>
352
                                                end
353
354
                                         end
                                   `endif
355
                            endcase
356
357
               (* ram_style = "block" *)
vmicro16_bram # (
.MEM_WIDTH (MEM_WIDTH),
.MEM_DEPTH (SPECIAL_REGS),
.USE_INITS (0),
.PARAM_DEFAULTS_RO (CORE_I
358
359
360
361
362
                                                      (CORE_ID),
363
                      .PARAM_DEFAULTS_R1
.PARAM_DEFAULTS_R2
.PARAM_DEFAULTS_R3
                                                     (`CORES),
(`APB_BRAMO_CELLS),
(`SLAVES),
364
365
366
                      .NAME
                                          ("ram_sr")
367
               ) ram_sr (
368
                                          (clk),
369
                                          (reset)
370
                      .reset
                                          (mmu_addr[`clog2(SPECIAL_REGS)-1:0]),
371
                      .mem_addr
                                         (),
372
                      .mem in
373
                      .mem_we
374
                      .mem_out
                                          (sr_val)
375
376
               // Each M core has a TIMO scratch memory
(* ram_style = "block" *)
378
```

```
379
               vmicro16_bram # (
                                        (MEM_WIDTH), (MEM_DEPTH),
                     .MEM_WIDTH .MEM_DEPTH
380
381
                                        (0),
("TIMO")
                      .USE_INITS
382
383
                      NAME
               ) TIMO (
384
385
                     .clk
386
                      .reset
                                         (reset)
                     .mem_addr
.mem_in
                                         (mmu_addr[7:0]),
(mmu_in),
387
388
389
                     .mem_we
                                         (tim0_we)
                                         (tim0_out)
390
                     .mem_out
391
392
        endmodule
393
394
395
        module vmicro16_regs # (
    parameter CELL_WIDTH
    parameter CELL_DEPTH
396
                                                           = 16,
397
398
                                                           = 8,
               parameter CELL_SEL_BITS parameter CELL_DEFAULTS
                                                           = `clog2(CELL_DEPTH),
399
                                                          = 0,
400
               parameter DEBUG_NAME
401
              parameter CORE_ID = 0,
parameter PARAM_DEFAULTS_R0 = 16'h0000,
parameter PARAM_DEFAULTS_R1 = 16'h0000
402
403
404
        ) (
405
              input clk,
input reset,
// Dual port register reads
input [CELL_SEL_BITS-1:0] rs1, // port 1
output [CELL_WIDTH-1 :0] rd1,
//input [CELL_SEL_BITS-1:0] rs2, // port 2
//output [CELL_WIDTH-1 :0] rd2,
stage write back
we.
406
               input clk,
407
408
409
410
411
412
413
414
               input [CELL_SEL_BITS-1:0]
input [CELL_WIDTH-1:0]
                                                                  ws1,
416
        );
417
              (* ram_style = "distributed" *)
reg [CELL_WIDTH-1:0] regs [0:CELL_DEPTH-1] /*verilator public_flat*/;
419
420
               // Initialise registers with default values
// Really only used for special registers used by the soc
// TODO: How to do this on reset?
421
422
423
424
               integer i;
                    if (CELL_DEFAULTS)
426
                           $readmemh(CELL_DEFAULTS, regs);
427
                     else begin
  for(i = 0; i < CELL_DEPTH; i = i + 1)
    regs[i] = 0;
  regs[0] = PARAM_DEFAULTS_R0;
  regs[i] = PARAM_DEFAULTS_R1;
  regs[i] = PARAM_DEFAULTS_R1;</pre>
428
429
430
431
432
433
434
               `ifdef ICARUS
435
                     436
437
438
439
440
441
               `endif
442
              always @(posedge clk)
443
                     if (reset) begin
  for(i = 0; i < CELL_DEPTH; i = i + 1)
      regs[i] <= 0;
  regs[0] <= PARAM_DEFAULTS_R0;
  regs[1] <= PARAM_DEFAULTS_R1;
</pre>
444
445
446
447
449
                     else if (we) begin
450
                            $display($time, "\tC%02h: REGS #%s: Writing %h to reg[%d]",
451
                                  CORE_ID, DEBUG_NAME, wd, ws1);
452
453
                            // Perform the write
454
                           regs[ws1] <= wd;
455
                     end
456
457
               // sync writes, async reads
               assign rd1 = regs[rs1];
//assign rd2 = regs[rs2];
459
460
        endmodule
461
462
        module vmicro16 dec # (
463
              parameter INSTR_WIDTH = 16
parameter INSTR_OP_WIDTH = 5,
parameter INSTR_RS_WIDTH = 3,
464
465
466
               parameter ALU_OP_WIDTH
467
        ) (
               //input clk, // not used yet (all combinational)
469
```

```
470
               //input reset, // not used yet (all combinational)
471
               input [INSTR_WIDTH-1:0]
472
473
               output [INSTR_OP_WIDTH-1:0] opcode,
output [INSTR_RS_WIDTH-1:0] rd,
474
475
               output [INSTR_RS_WIDTH-1:0] ra,
476
               output [3:0]
output [7:0]
output [11:0]
477
                                                              imm4
478
                                                              imm8
                                                              imm12,
479
480
               output [4:0]
                                                             simm5.
481
               // This can be freely increased without affecting the isa output reg [ALU_OP_WIDTH-1:0] alu_op,
482
483
484
               output reg has_imm4,
485
486
               output reg has_imm8,
487
               output reg has_imm12,
               output reg has_we,
488
489
               output reg has_br,
490
               output reg has_mem
               output reg has_mem_we, output reg has_cmp,
491
492
493
               output halt.
494
               output intr,
495
496
               output reg has_lwex,
output reg has_swex
497
498
499
500
                // TODO: Use to identify bad instruction and
                             raise exceptions t is_bad
501
                //,output
502
503
        );
               assign opcode = instr[15:11];
assign rd = instr[10:8];
504
505
506
               assign ra
                                      = instr[7:5];
               assign imm4 assign imm8
                                      = instr[3:0];
= instr[7:0];
507
508
               assign imm12 = instr[11:0];
assign simm5 = instr[4:0];
509
510
511
               // exme_op
always @(*) case (opcode)
   VMICR016_OP_SPCL: casez(instr[11:0])
512
513
514
                             VMICRO16_OP_SPCL_NOP,
VMICRO16_OP_SPCL_HALT,
VMICRO16_OP_SPCL_INTR:
515
516
                                                                       alu_op = `VMICRO16_ALU_NOP;
alu_op = `VMICRO16_ALU_NOP; endcase
517
                             default:
518
519
                      VMICRO16_OP_LW:
VMICRO16_OP_SW:
VMICRO16_OP_LWEX:
                                                                        alu_op = `VMICRO16_ALU_LW;
520
                                                                       alu_op = `VMICRO16_ALU_SW;
alu_op = `VMICRO16_ALU_LW;
alu_op = `VMICRO16_ALU_LW;
alu_op = `VMICRO16_ALU_SW;
521
522
523
                      `VMICRO16_OP_SWEX:
524
                                                                       alu_op = `VMICRO16_ALU_MOV;
alu_op = `VMICRO16_ALU_MOVI;
                      `VMICRO16_OP_MOV:
`VMICRO16_OP_MOVI:
525
526
527
                     `VMICRO16_OP_BR:
`VMICRO16_OP_MULT:
                                                                       alu_op = `VMICRO16_ALU_BR;
alu_op = `VMICRO16_ALU_MULT;
528
529
530
                                                                       alu_op = `VMICRO16_ALU_CMP;
alu_op = `VMICRO16_ALU_SETC;
                      `VMICRO16_OP_CMP:
531
532
                      `VMICRO16_OP_SETC:
533
                      `VMICRO16_OP_BIT:
                                                          casez (simm5)
534
535
                              VMICRO16_OP_BIT_OR:
                                                                       alu_op = `VMICRO16_ALU_BIT_OR;
alu_op = `VMICRO16_ALU_BIT_XOR;
alu_op = `VMICRO16_ALU_BIT_AND;
alu_op = `VMICRO16_ALU_BIT_NOT;
alu_op = `VMICRO16_ALU_BIT_LSHFT;
alu_op = `VMICRO16_ALU_BIT_RSHFT;
alu_op = `VMICRO16_ALU_BAD; endcase
                                                                       alu_op =
                                                                                      `VMICRO16_ALU_BIT_OR;
                             VMICRO16_OP_BIT_XOR:
VMICRO16_OP_BIT_AND:
VMICRO16_OP_BIT_NOT:
VMICRO16_OP_BIT_LSHFT:
VMICRO16_OP_BIT_RSHFT:
536
537
538
539
540
                             default:
541
542
                      `VMICRO16_OP_ARITH_U: cas
`VMICRO16_OP_ARITH_UADD:
`VMICRO16_OP_ARITH_USUB:
                             CRO16_OP_ARITH_U: casez (simm5)

`VMICRO16_OP_ARITH_UADD: alu_op = `VMICRO16_ALU_ARITH_UADD;

`VMICRO16_OP_ARITH_USUB: alu_op = `VMICRO16_ALU_ARITH_USUB;

`VMICRO16_OP_ARITH_UADDI: alu_op = `VMICRO16_ALU_ARITH_UADDI;
543
544
545
546
                                                                       alu_op = `VMICRO16_ALU_BAD; endcase
547
                             default:
548
                     550
551
552
553
554
                      default: begin
555
                                                                       alu_op = `VMICRO16_ALU_NOP;
556
                             $display($time, "\tDEC: unknown opcode: %h ... NOPPING", opcode);
557
                      end
558
               endcase
559
560
```

```
// Special opcodes
//assign nop == ((opcode == `VMICRO16_OP_SPCL) & (~instr[0]));
assign halt = ((opcode == `VMICRO16_OP_SPCL) & instr[0]);
assign intr = ((opcode == `VMICRO16_OP_SPCL) & instr[1]);
561
562
563
564
565
             566
567
568
569
570
571
572
573
575
576
                    VMICRO16_OP_BIT,
VMICRO16_OP_MULT:
                                                        has_we = 1'b1;
has_we = 1'b0;
578
                    default:
579
580
              endcase
581
             // Contains 4-bit immediate
always @(*)
    if( ((opcode == `VMICRO16_OP_ARITH_U) && (simm5[4] == 0)) ||
        ((opcode == `VMICRO16_OP_ARITH_S) && (simm5[4] == 0)) )
        has_imm4 = 1'b1;
582
583
584
585
586
587
                          has_imm4 = 1'b0;
588
589
              590
591
592
                                                        has_imm8 = 1'b1;
593
                                                        has_{imm8} = 1'b0;
594
                    default:
              endcase
595
596
              //// Contains 12-bit immediate
//always @(*) case (opcode)
// VMICRO16_OP_MOVI_L: //
default:
597
598
                                                           has_imm12 = 1'b1;
599
                                                          has\_imm12 = 1'b0;
600
              //endcase
601
602
              // Will branch the pc
603
              always @(*) case (opcode)

VMICR016_OP_BR: has_br = 1'b1;
default: has_br = 1'b0;
604
605
606
607
608
              // Requires external memory
always @(*) case (opcode)
`VMICRO16_OP_LW,
`VMICRO16_OP_LWEX,
`VMICRO16_OP_LWEX,
609
610
611
612
613
                    VMICRO16_OP_SWEX: has_mem = 1'b1; default: has_mem = 1'b0;
614
615
616
617
             // Requires external memory write
always @(*) case (opcode)
    `VMICRO16_OP_SW,
    `VMICRO16_OP_SWEX: has_mem_we = 1'b1;
    default: has_mem_we = 1'b0;
618
619
620
621
622
623
624
              625
626
627
628
              endcase
629
630
              631
632
633
634
              endcase
635
636
              637
638
639
              endcase
640
        endmodule
641
642
643
       module vmicro16_alu # (
    parameter OP_WIDTH = 5,
    parameter DATA_WIDTH = 16,
644
645
646
              parameter CORE_ID
647
       ) (
648
              // input clk, // TODO: make clocked
649
650
                            [OP_WIDTH-1:0] op,
651
             input
```

```
[DATA_WIDTH-1:0] a, // rs1/dst
[DATA_WIDTH-1:0] b, // rs2
[3:0] flags,
652
                input
653
                input
654
                input
                output reg [DATA_WIDTH-1:0] c
655
        );
656
                localparam TOP_BIT = (DATA_WIDTH-1);
657
                // 17-bit register
reg [DATA_WIDTH:0] cmp_tmp = 0; // = {carry, [15:0]}
658
659
660
               wire r_setc;
661
662
                always @(*) begin
                                                 cmp_tmp = 0;
case (op)
663
664
                      // branch/nop, outp

`VMICRO16_ALU_BR,

`VMICRO16_ALU_NOP:
665
                                                output nothing
666
                                                                      c = \{DATA\_WIDTH\{1'b0\}\};
667
                      // load/store addresses (use value in rd2)

`VMICRO16_ALU_LW,

`VMICRO16_ALU_SW: c = b;
668
669
670
                      VMICRO16_ALU_SW:
// bitwise operations
VMICRO16_ALU_BIT_OR:
VMICRO16_ALU_BIT_XOR:
VMICRO16_ALU_BIT_AND:
671
672
                                                                       c = a | b;
                                                                       c = a
                                                                                    b;
673
                                                                       c = a & b;
674
                                                                       c = ~(b);
c = a << b;
                      VMICRO16_ALU_BIT_NOT:
VMICRO16_ALU_BIT_LSHFT:
VMICRO16_ALU_BIT_RSHFT:
675
676
677
678
                      `VMICRO16_ALU_MOV:
`VMICRO16_ALU_MOVI:
`VMICRO16_ALU_MOVI_L:
679
680
681
682
                       `VMICRO16 ALU ARITH UADD:
683
                                                                      c = a + b:
                      VMICRO16_ALU_ARITH_USUB: c = a - b;

// TODO: ALU_ARITH_USUB: c = a - b;

// TODO: ALU_ARITH_UADDI: c = a + b;
684
685
686
687
                       688
689
690
691
                      VMICRO16_ALU_ARITH_SADD: c = $signed(a) + $signed(b);
VMICRO16_ALU_ARITH_SSUB: c = $signed(a) - $signed(b);
// TODO: ALU should have simm5 as input
692
693
694
                      // TODO: ALU should have summb as input
`VMICRO16_ALU_ARITH_SSUBI: c = $signed(a) - $signed(b);
695
696
                       `VMICRO16_ALU_CMP: begin
697
                             // TODO: Do a-b in 17-bit register
// TODO to a-b in 17-bit register
// Set zero, overflow, carry, signed bits in result
cmp_tmp = a - b;
c = 0;
698
699
700
701
702
                             // N Negative condition code flag
// Z Zero condition code flag
// C Carry condition code flag
// V Overflow condition code flag
c['VMICR016_SFLAG_N] = cmp_tmp[TOP_BIT];
c['VMICR016_SFLAG_Z] = (cmp_tmp == 0);
c['VMICR016_SFLAG_C] = 0; //cmp_tmp[TOP_BIT+1]; // not used
703
704
705
706
707
708
709
710
                              // Overflow flag
// https://stackoverflow.com/questions/30957188/
// https://github.com/bendl/prco304/blob/master/prco_core/rtl/prco_alu.v#L50
712
713
                             case(cmp_tmp[TOP_BIT+1:TOP_BIT])
2'b01: c['VMICR016_SFLAG_V] = 1;
2'b10: c['VMICR016_SFLAG_V] = 1;
default: c['VMICR016_SFLAG_V] = 0;
714
715
716
717
718
719
                              $display($time, "\tC%02h: ALU CMP: %h %h = %h = %b", CORE_ID, a, b, cmp_tmp, c[3:0]);
720
721
722
                      `VMICRO16_ALU_SETC: c = { {15{1'b0}}}, r_setc };
723
724
                       // TODO: Parameterise
725
                      default: begin
726
                              $display($time, "\tALU: unknown op: %h", op);
727
                                           = 0;
728
                              cmp\_tmp = 0;
729
                      end
730
                                     endcase
731
732
733
734
                branch setc_check (
                                           (flags),
(b[7:0]),
735
                      .flags
736
                       .cond
                                           (r_setc)
                       .en
737
738
               ):
739
         endmodule
740
         // flags = 4 bit r_cmp_flags register
// cond = 8 bit VMICRO16_OP_BR_? value. See vmicro16_isa.v
742
```

```
module branch (
    input [3:0] flags,
    input [7:0] cond,
743
744
745
             output reg
746
       );
747
            always @(*)
                 748
749
750
751
752
753
754
755
756
757
758
759
760
                  endcase
       endmodule
761
762
763
764
      module vmicro16_core # (
765
        parameter DATA_WIDTH = 16,
parameter MEM_INSTR_DEPTH = 64,
parameter MEM_SCRATCH_DEPTH = 64,
766
767
768
            parameter MEM_WIDTH
769
      parameter CORE_ID
) (
770
                                                   = 3'h0
771
772
773
            input
                              clk,
774
            input
                              reset.
775
            output [7:0] dbug,
777
            output
                              halt,
778
            // interrupt sources
input [`DEF_NUM_INT-1:0] ints,
input [`DEF_NUM_INT*`DATA_WIDTH-1:0] ints_data,
output [`DEF_NUM_INT-1:0] ints_ack,
780
781
782
783
784
             // APB master to slave interface (apb_intercon)
785
             output [ APB_WIDTH-1:0]
                                                   w_PADDR,
786
                                                   w PWRITE.
787
            output
                                                   w_PSELx,
            output
788
                                                   w_PENABLE
789
             output
            output [DATA_WIDTH-1:0] input [DATA_WIDTH-1:0]
                                                   w_PWDATA, w_PRDATA,
790
791
792
             input
                                                   w_PREADY
793
       `ifndef DEF_CORE_HAS_INSTR_MEM
794
            output reg [`APB_WIDTH-1:0] w2_PADDR,
output reg (`APB_WIDTH-1:0] w2_PWRITE,
795
796
            output reg
output reg
797
                                                       w2_PSELx,
798
             output reg
                                                       w2_PENABLE,
w2_PWDATA,
w2_PRDATA,
799
            output reg [DATA_WIDTH-1:0] input [DATA_WIDTH-1:0]
800
801
802
             input
                                                       w2_PREADY
       `endif
803
       );
804
805
             localparam STATE_IF = 0;
806
             localparam STATE_R1 = 1;
localparam STATE_R2 = 2;
807
808
             localparam STATE_ME = 3;
809
             localparam STATE_WB = 4;
            localparam STATE_FE = 5;
localparam STATE_IDLE = 6;
localparam STATE_HALT = 7;
810
811
            reg [2:0] r_state = STATE_IF;
813
814
            reg [DATA_WIDTH-1:0] r_pc =
reg [DATA_WIDTH-1:0] r_pc_saved =
reg [DATA_WIDTH-1:0] r_instr =
wire [DATA_WIDTH-1:0] w_mem_instr_out;
                                                              = 16'h0000;
815
816
                                                             = 16'h00000:
                                                              = 16'h0000;
817
818
819
            wire
                                           w halt:
820
            assign dbug = {7'h00, w_halt};
assign halt = w_halt;
821
823
            wire [4:0]
824
                                           r_instr_opcode;
            wire [4:0]
wire [2:0]
wire [2:0]
825
                                           r_instr_alu_op;
826
                                           r_instr_rsd;
                                           r_instr_rsa;
827
            reg [DATA_WIDTH-1:0] r_instr_rdd = 0;
reg [DATA_WIDTH-1:0] r_instr_rda = 0;
                   [DATA_WIDTH-1:0] r_instr_rdd = 0;
828
829
            wire [3:0] wire [7:0]
830
                               r_instr_imm4;
                                          r_instr_imm8;
831
                                          r_instr_simm5;
832
                                         r_instr_has_imm4;
833
            wire
```

```
834
             wire
                                            r_instr_has_imm8;
835
             wire
                                            r_instr_has_we;
r_instr_has_br;
836
             wire
             wire
                                            r_instr_has_cmp
837
838
             wire
                                            r_instr_has_mem;
r_instr_has_mem_we;
839
             wire
                                            r_instr_halt;
840
             wire
841
             wire
                                            r_instr_has_lwex;
r_instr_has_swex;
842
             wire
843
844
             wire [DATA_WIDTH-1:0] r_alu_out;
845
             wire [DATA_WIDTH-1:0] r_mem_scratch_addr = $signed(r_alu_out) + $signed(r_instr_simm5);
846
             wire [DATA_WIDTH-1:0] r_mem_scratch_in = r_instr_rdd;
wire [DATA_WIDTH-1:0] r_mem_scratch_out;
wire [DATA_WIDTH-1:0] r_mem_scratch_we = r_instr_has_mem_we && (r_state == STATE_ME);
reg r_mem_scratch_req = 0;
847
848
849
850
851
                                            r_mem_scratch_busy;
852
853
                                            r_reg_rs1 = 0;
             reg
             wire [DATA_WIDTH-1:0] r_reg_rd1_s;
854
             wire [DATA_WIDTH-1:0] r_reg_rd1_i;
wire [DATA_WIDTH-1:0] r_reg_rd1 = regs_use_int ? r_reg_rd1_i : r_reg_rd1_s;
855
856
             857
858
859
             // branching
w_intr;
860
861
862
                              w_branch_en;
863
             wire
                                                 = r_instr_has_br && w_branch_en;
= 4'h00; // N, Z, C, V
864
                              w_branching
             wire
             reg [3:0] r_cmp_flags
865
866
             867
868
869
             // 2 cycle register fetch
always @(*) begin
   r_reg_rs1 = 0;
   if (r_state == STATE_R1)
        r_reg_rs1 = r_instr_rsd;
   else if (r_state == STATE_R2)
870
871
872
874
875
                        r_reg_rs1 = r_instr_rsa;
876
                   else
877
                        r_reg_rs1 = 3'h0;
878
879
880
             reg regs_use_int = 0;
`ifdef DEF_ENABLE_INT
wire [`DEF_NUM_INT*`DATA_WIDTH-1:0] ints_vector;
wire [`DEF_NUM_INT-1:0] ints_mask;
881
882
883
                                                                ints_mask;
has_int = ints & ints_mask;
884
885
             wire
            reg int_pending = 0;
reg int_pending_ack = 0;
always @(posedge clk)
if (int_pending_ack)
886
887
888
889
                   // We've now branched to the isr
int_pending <= 0;
else if (has_int)
    // Notify fsm to switch to the ints_vector at the last stage
int_pending <= 1;
else if (w_intr)</pre>
890
891
892
893
894
                        // Return to Interrupt instruction called,
895
896
                        /// so we've finished with the interrupt
int_pending <= 0;</pre>
897
898
899
             `endif
900
             // Next program counter logic
reg [`DATA_WIDTH-1:0] next_pc = 0;
always @(posedge clk)
   if (reset)
        r_pc <= 0;
else if (r_state == STATE_WB) begin
        ifdef DEF_ENABLE_INT
        if (int position)</pre>
901
902
903
904
905
906
907
                        908
909
910
                              ints_vector[0 +: `DATA_WIDTH]);
// TODO: check bounds
// Save state
911
912
                                                     <= r_pc + 1;
<= 1;
914
                              r_pc_saved
                              regs_use_int
915
                              916
917
918
                        end else if (w_intr) begin

$display($time, "\tc%02h: Returning from ISR: %h",
919
920
921
                                    CORE_ID, r_pc_saved);
922
                              // Restore state <= r_pc_saved;
924
                              r_pc
```

```
<= 0;
  925
                                                              regs_use_int
                                                              int_pending_ack <= 0;</pre>
  926
                                                   end else
  927
  928
                                                      endif
                                                   if (w_branching) begin $\display(\$time, "\tC%02h: branching to \%h", CORE_ID, r_instr_rdd);
  929
                                                              %w_branching/
$display($time, "\tC%02n: branching
<= r_instr_rdd;</pre>
  930
  931
  932
                                                               `ifdef DEF_ENABLE_INT
  933
                                                                          int_pending_ack <= 0;</pre>
  934
                                                               `endif
  935
                                                   end else if (r_pc < (MEM_INSTR_DEPTH-1)) begin
// normal increment
// pc <= pc + 1
  936
  937
  938
                                                                                                           <= r_pc + 1;
  939
                                                              r_pc
  940
  941
                                                               `ifdef DEF_ENABLE_INT
                                                              int_pending_ack <= 0;
endif</pre>
  942
  943
  944
                                                   end
                                       end
end // end r_state == STATE_WB
else if (r_state == STATE_HALT) begin
    ifdef DEF_ENABLE_INT
    // Only an interrupt can return from halt
    // duplicate code form STATE_ME!
    if (int_pending) begin
    $\frac{1}{2}$display($\frac{1}{2}$time "\tCVO2h: lumning to...
  945
  946
  947
  948
  949
  950
                                                              $display($time, "\tC%

// TODO: check bounds

// Save state
                                                                                                            "\tC%02h: Jumping to ISR: %h", CORE_ID, ints_vector[0 +: `DATA_WIDTH]);
  951
  952
  953
                                                              r_pc_saved
                                                                                                           <= r_pc;// + 1; HALT = stay with same PC
  954
                                                              regs_use_int <= 1;
int_pending_ack <= 1;
// Jump to ISR
  955
  956
  957
                                                  958
                                                                                                            <= ints_vector[0 +: `DATA_WIDTH];</pre>
  959
  960
  961
  962
  963
                                                   end
  964
                                                      endif
  965
                                       end
  966
  967
                 `ifndef DEF_CORE_HAS_INSTR_MEM
initial w2_PSELx = 0;
initial w2_PENABLE = 0;
  968
  969
  970
                             initial w2_PADDR = 0;
  971
                 `endif
  972
  973
                           // cpu state machine
always @(posedge clk)
if (reset) begin
  974
  975
  976
  977
                                                  r_state
                                                                                                       <= STATE_IF;
                                                                                                      <= 0;
  978
                                                   r_instr
                                                  r_mem_scratch_req <= 0;
  979
                                                   r_instr_rdd
  980
                                                                                                      <= 0;
                                                   r_instr_rda
  981
  982
                                        end
                                       else begin
  983
  984
                 985
  986
  987
                                                                         r_instr <= w_mem_instr_out;</pre>
  988
                                                                          $display("");
  989
                                                                          %display(%time, "\tc%02h: PC: %h", CORE_ID, r_pc); $display($time, "\tc%02h: INSTR: %h", CORE_ID, w_mem_instr_out);
  990
  991
  992
                                                                         r_state <= STATE_R1;
  993
  994
                 `else
  995
                                                   // wait for global instruction rom to give us our instruction
if (r_state == STATE_IF) begin
   // wait for ready signal
   if (!w2_PREADY) begin
  996
  997
  998
  999
                                                                         W2_PREADT) begin
w2_PSELx <= 1;
w2_PWRITE <= 0;
w2_PENABLE <= 1;
w2_PWDATA <= 0;
w2_PADDR <= r_pc;</pre>
1000
1001
1002
1003
1004
                                                              w2_PADDR <= r_;
end else begin
w2_PSELx <= 0;
w2_PWRITE <= 0;
w2_PENABLE <= 0;
1005
1006
1007
1008
                                                                         w2_PWDATA <= 0;
1009
1010
1011
                                                                         r_instr <= w2_PRDATA;</pre>
1012
                                                                          $display("");
1013
                                                                         $\forall \text{3.5} \t
1015
```

```
1016
                         r_state <= STATE_R1; end
1017
1018
                     end
1019
       `endif
1020
1021
                     else if (r_state == STATE_R1) begin
1022
                          if (w_halt) begin
    $display("");
    $display("");
1023
1024
1025
                               $display($time, "\tC%02h: PC: %h HALT", CORE_ID, r_pc);
1026
                          r_state <= STATE_HALT;
end else begin
1027
1028
                               // primary operand
r_instr_rdd <= r_reg_rd1;
r_state <= STATE_R2;</pre>
1029
1030
1031
1032
                          end
                     1033
1034
1035
1036
1037
1038
1039
                          1040
1041
1042
1043
                               r_mem_scratch_req <= 1;
                          end else
1044
                              r_state <= STATE_WB;
1045
1046
                     end
                     else if (r_state == STATE_ME) begin
// Pulse req
1047
1048
                          r_mem_scratch_req <= 0;

// Wait for MMU to finish

if (!r_mem_scratch_busy)
1049
1050
1051
1052
                               r_state <= STATE_WB;
1053
                     end
                     else if (r_state == STATE_WB) begin
1054
                          1055
1056
1057
1058
1059
                          r_state <= STATE_FE;
1060
1061
                     else if (r_state == STATE_FE)
1062
                     r_state <= STATE_FE)
r_state <= STATE_IF;
else if (r_state == STATE_HALT) begin
`ifdef DEF_ENABLE_INT
if (int_pending) begin
r_state <= STATE_FE;
end
1063
1064
1065
1066
1067
                               end
1068
1069
                          `endif
                     end
1070
1071
1072
       1073
1074
1075
1076
                                    (DATA_WIDTH),
1077
1078
                 .MEM_DEPTH
                                    (MEM_INSTR_DEPTH),
1079
                 .CORE_ID
.USE_INITS
                                    (CORE_ID),
                                    (1),
("INSTR_MEM")
1080
1081
                 .NAME
1082
            ) mem_instr (
                 .clk
1083
                                    (clk),
                                    (reset),
                 .reset
1084
                 // port 1
1085
                                    (r_pc),
(0),
(1'b0),
1086
                 .mem_addr
1087
                 .{\tt mem\_in}
                                               // ROM
1088
                 .mem_we
1089
                 .mem_out
                                    (w_mem_instr_out)
1090
       `endif
1091
1092
            // MMU
1093
            vmicro16_core_mmu #
1094
                 .MEM_WIDTH
.MEM_DEPTH
.CORE_ID
                                    (DATA_WIDTH),
(MEM_SCRATCH_DEPTH),
(CORE_ID)
1095
1096
1097
1098
            ) mmu (
1099
                 .clk
                                    (clk)
                                    (reset).
1100
                 .reset
                                    (r_mem_scratch_req)
1101
                 .req
1102
                 .busy
                                    (r_mem_scratch_busy),
                 // interrupts
1103
                                    (ints_vector),
                 .ints_vector
1104
                 .ints_mask
                                    (ints_mask),
1106
                 // port 1
```

```
1107
                    . \verb|mmu_addr|
                                            (r_mem_scratch_addr),
1108
                    .mmu_in .mmu_we
                                            (r_mem_scratch_in),
(r_mem_scratch_we),
1109
1110
                     .mmu_lwex
                                            (r_instr_has_lwex)
1111
                    .mmu_swex
                                            (r_instr_has_swex),
(r_mem_scratch_out),
                     .mmu_out
1112
                    // APB maste
.M_PADDR
                                            r to slave (w_PADDR), (w_PWRITE),
1113
1114
                     .M_PWRITE
1115
                     .M_PSELx
                                            (w_PSELx),
1116
                                            (w_PENABLÉ),
1117
                     .M_PENABLE
                                            (w_PWDATA), (w_PRDATA),
                     .M PWDATA
1118
                    .M_PRDATA
1119
1120
                     .M_PREADY
                                            (w_PREADY)
              ):
1121
1122
1123
               // Instruction decoder
1124
              vmicro16_dec dec (
1125
                    // input
1126
                     .instr
                                            (r_instr),
                     // output async
1127
                                            (),
(r_instr_rsd),
                    .opcode
1128
1129
                    .rd
                                            (r_instr_rsa),
(r_instr_imm4),
(r_instr_imm8),
1130
                    .ra
1131
                     .imm4
                     .imm8
1132
                    .imm12
1133
                                            (r_instr_simm5),
(r_instr_alu_op),
(r_instr_has_imm4),
1134
                     .simm5
1135
                     .alu_op
1136
                     .has_imm4
                                            (r_instr_has_imm8),
(r_instr_has_we),
(r_instr_has_br),
1137
                     . \verb|has_imm8| \\
1138
                     .has we
                    .has_br
1139
1140
                     .has_cmp
                                            (r_instr_has_cmp)
                                            (r_instr_has_mem),
(r_instr_has_mem_we),
                    .has_mem
.has_mem_we
1141
1142
1143
                     .halt
                                            (w_halt),
                                            (w_intr),
(r_instr_has_lwex),
(r_instr_has_swex)
1144
                     .intr
                     .has_lwex
1145
                     .has_swex
1146
1147
1148
               // Software registers
1149
              vmicro16_regs # (
    .CORE_ID (CORE_ID),
    .CELL_WIDTH (`DATA_WIDTH)
1150
1151
1152
              ) regs (
1153
                                      (clk),
(reset),
1154
                    .clk
                     .reset
1155
1156
                    // async port 0
                   (r_reg_rs1),
(r_reg_rd1_s),

// async port 1
//.rs2 (),
//.rd2 (),
// write port
.we
1157
1158
1159
1160
1161
1162
                                      (r_reg_we && ~regs_use_int),
1163
                                     (r_instr_rsd),
(r_reg_wd)
1164
                     .ws1
1165
                    .wd
1166
              );
1167
              // Interrupt replacement registers 
`ifdef DEF_ENABLE_INT
1168
1169
              1170
1171
1172
1173
              ) regs_intr (
.clk
1174
                                      (clk)
1175
                     .reset
                                      (reset),
1176
                    // async port 0
.rs1 (r_r
1177
                                      (r_reg_rs1),
1178
                                      (r_reg_rd1_i),
1179
                    .rd1
                    // async port 1
//.rs2 (
//.rd2 (
// write port
1180
                                         (),
1181
1182
1183
                                     (r_reg_we && regs_use_int),
(r_instr_rsd),
(r_reg_wd)
1184
                     .we
                    .ws1
1185
1186
                     .wd
              );
`endif
1187
1188
1189
               // ΔΤΤΤ
1190
              vmicro16_alu # (
1191
                     .CORE_ID(CORE_ID)
1192
              ) alu (
1193
1194
                    .op
                                      (r_instr_alu_op),
                                      (r_instr_rdd),
(r_instr_rda),
1195
                    .a
1196
1197
                    .flags
                                      (r_cmp_flags);
```