

Multi-core RISC Processor Design and Implementation (Rev. 2.02)

ELEC5881M - Interim Report

Ben David Lancaster

Student ID: 201280376

Submitted in accordance with the requirements for the degree of
Master of Science (MSc)
in Embedded Systems Engineering

Supervisor: Dr. David Cowell

Assessor: Mr David Moore

University of Leeds

School of Electrical and Electronic Engineering

June 12, 2019

Word count: 4689

Abstract

This interim report details the 4-month progress on a project to design, implement, and verify, a multi-core FPGA RISC processor. The project has been split into two stages: firstly to build a functional single-core RISC processor, and then secondly to add multiprocessor principles and functionality to it.

Current multiprocessor and network-on-chip communication methods have been discussed and how they could be included in this multi-core RISC design. To-date, a 16-bit instruction set architecture has been designed featuring common load/store instructions, comparison, and bitwise operations. A single-core processor has been implemented in Verilog and verified using simulations/test benches running various simple software programs.

Future tasks have been planned and will focus on the second stage of the project. Work will start on designing a loosely coupled multiprocessor communication interface and bringing them to the single-core processor.

Revision History

Date	Version	Changes
10/04/2019	2.02	Update future stages.
05/04/2019	2.01	Fix processor RTL diagram.
04/04/2019	2.00	Initial processor RTL diagram.
01/04/2019	1.00	Initial section outline.

Document revisions.

Declaration of Academic Integrity

The candidate confirms that the work submitted is his/her own, except where work which has formed part of jointly-authored publications has been included. The contribution of the candidate and the other authors to this work has been explicitly indicated in the report. The candidate confirms that appropriate credit has been given within the report where reference has been made to the work of others.

This copy has been supplied on the understanding that no quotation from the report may be published without proper acknowledgement. The candidate, however, confirms his/her consent to the University of Leeds copying and distributing all or part of this work in any forms and using third parties, who might be outside the University, to monitor breaches of regulations, to verify whether this work contains plagiarised material, and for quality assurance purposes.

The candidate confirms that the details of any mitigating circumstances have been submitted to the Student Support Office at the School of Electronic and Electrical Engineering, at the University of Leeds.

Name: Ben David Lancaster

Date: June 12, 2019

Table of Contents

1	Introduction	4
1.1	Why Multi-core?	4
1.2	Why RISC?	5
1.3	Why FPGA?	5
2	Background	6
2.1	Amdahl's Law and Parallelism	6
2.2	Loosely and Tightly Coupled Processors	6
2.3	Network-on-chip Architectures	7
3	Project Overview	9
3.1	Project Deliverables	9
3.1.1	Core Deliverables (CD)	9
3.1.2	Extended Deliverables (ED)	10
3.2	Project Timeline	11
3.2.1	Project Stages	11
3.2.2	Project Stage Detail	12
3.2.3	Timeline	13
3.3	Resources	13
3.3.1	Hardware Resources	13
3.3.2	Software Resources	14
3.4	Legal and Ethical Considerations	15
4	Current Progress	16
4.1	RISC Core	16
4.1.1	Instruction Set Architecture	16
4.1.2	Design and Implementation	19
4.1.3	Verification	23
5	Future Work	24
5.1	Project Status	24
5.1.1	Updated Project Time Line	24
5.1.2	Future Work	24
6	Conclusion	26
	References	27
	Appendix A - Code Listing	28

Chapter 1

Introduction

1.1 Why Multi-core?	4
1.2 Why RISC?	5
1.3 Why FPGA?	5

This project will detail the design, implementation, and verification, of a new multi-core RISC processor aimed at FPGA devices. This project was chosen due to my interest in processor design, in which I have only previously designed single-core RISC processors and wish to extend this knowledge to gain a basic understanding of multi-core communication, design considerations, and the limitations of parallelism first hand.

I will use this opportunity to further develop my knowledge of FPGA and processor design by implementing, designing, and verifying, a multi-core RISC processor from scratch, including the design of a communication interface between multiple cores.

1.1 Why Multi-core?

Moore's Law states that the number of transistors in a chip will double every 2 years []. CPU designers would utilize the additional transistors to add more pipeline stages in the processor to reduce the propagation delay [] which would allow for higher clock frequencies.

The size of transistors have been decreasing [] and today can be manufactured in sub-10 nanometer range. However, the extremely small transistor size increases electrical leakage and other negative effects resulting in unreliability and potential damage to the transistor []. The high transistor count produces large amounts of heat and requires increasing power to supply the chip. These trade-offs are currently managed by reducing the input voltage, utilising complex cooling techniques, and reducing clock frequency. These factors limit the performance of the chip significantly. These are contributing factors to Moore's Law *slowing* down. The capacity limit of the current-generation planar transistors is approaching and so in order for performance increases to continue, other approaches such as alternate transistor technologies like Multigate transistors [1], software and hardware optimisations, and multi-processor architectures are employed.

This report will focus on the latter: to produce a small multi-core processor that can utilise software-based parallelism to gain performance benefits, compared to a larger single-core design.

1.2 Why RISC?

RISC architectures feature simpler and fewer instructions compared to CISC, which emphasises instructions that perform larger tasks. A single CISC instruction might be performed with multiple RISC instructions. Because of the fewer and simpler instructions, RISC machines rely heavily on software optimisations for performance. RISC instruction sets are based on load/store architectures, where most instructions are either register-to-register or memory reading and writing [2]. This constraint greatly reduces complexity.

RISC architectures are easier to design implement, especially for beginners, due to their simpler instructions that share the same pipeline, compared to CISC where there may be different pipeline for each instruction, which would greatly consume FPGA resources.

1.3 Why FPGA?

Field programmable gate arrays (FPGA) are a great choice for prototyping digital logic designs due to their programmable nature and quick development times.

My previous experience with FPGAs in previous projects will reduce risk and learning times and allow for more time to be spent on adding and extending features (discusses further in section 3.1).

FPGAs, however, may not be suitable for prototyping all register-transistor logic (RTL) projects. Larger RTL projects, such as large commercial processors, may greatly exceed the logic cell resources available in today's high-end FPGA devices and may only be prototyped through silicon fabrication, which can be expensive. This resource limitation will not be problem as the project aims to produce a small and minimal design specifically for learning about multi-core architectures.

Chapter 2

Background

2.1 Amdahl's Law and Parallelism	6
2.2 Loosely and Tightly Coupled Processors	6
2.3 Network-on-chip Architectures	7

2.1 Amdahl's Law and Parallelism

In many applications, not restricted to software, there may exist many opportunities for processes or algorithms to be performed in parallel. These algorithms can be split into two parts: a serial part that cannot be parallelised, and a part that can be parallelised. Amdahl's Law defines a formula for calculating the maximum *speedup* of a process with potential parallelism opportunities when ran in parallel with n many processors. Speedup is a term used to describe the potential performance improvements of an algorithm using an enhanced resource (in this case, adding parallel processors) compared to the original algorithm. Amdahl's Law is defined below, where the potential speedup S_p is dependant on the portion of program that can be parallelised p and the number of processing cores n :

$$S_p = \frac{1}{(1 - p) + \frac{p}{n}} \quad (2.1)$$

This formula will be used throughout the project to gauge the performance of the multi-core design running various software algorithms.

2.2 Loosely and Tightly Coupled Processors

Multiprocessor systems can be generalised into two architectures: loosely and tightly coupled, and each architecture has advantages and disadvantages. In loosely coupled systems, each processing node is self-contained – each node has its own dedicated memory and IO modules. Communication between nodes is performed over a *Message Transfer System (MTS)* [3] in a master-slave control architecture.

Scalability in loosely coupled systems is generally easier to implement as each node can simply be appended to the shared MTS interface without large modifications to the rest of the system. Scalability is an important concern in this project as I wish to test the developed solution with a range of processing nodes.

As loosely coupled system's nodes feature their own memory and IO modules, they generally perform better in cases where interaction between nodes is not prominent – each node can store a separate part of the software program in its memory module allowing simultaneous executing of the program.

In scenarios where inter-node communication is prominent however, access to the MTS interface must be scheduled to avoid access conflicts which introduces delays and idle times in the software programs execution, resulting in lower throughput. Figure 2.1 shows a general layout of a loosely coupled multiprocessor system.

Tightly coupled systems feature processing nodes that do not have their own dedicated memory or IO modules – each node is directly connected to a shared memory module using a dedicated port. In scenarios where inter-node communication is prominent, tightly coupled systems are generally better suited as nodes are directly connected to a shared memory and do not need to wait to use a shared bus.




Figure 2.1: A loosely coupled multiprocessor system. Each node features its own memory and IO modules and uses a Message Transfer System to perform inter-node communication. Image source: [3].




Figure 2.2: A tightly coupled multiprocessor system. Nodes are directly connected to memory and IO modules. Image source: [3].

This project will utilise a loosely coupled architecture due to its easier scalability implementation and my previous experience with the design of single-core processors. Although it will require a scheduler to access the MTS, the experience and knowledge gained from this task will be greatly beneficial for future projects.

2.3 Network-on-chip Architectures

Network-on-chip (NoC) architectures implement on-chip communication mechanisms that are based on network communication principles, such as routing, switching, and massive scalability [4]. NoC's can generally support hundreds to millions of processing cores. Figure 2.3 shows an example 16-core network-on-chip architecture. NoC's can scale to very large sizes while not sacrificing performance because each processor core is able to drive the network rather than needing to wait for a shared bus to become free before doing so.

The greater the number of cores in a network-on-chip design, the greater quality of service (QoS) problems arise. As such, network-on-chip architectures suffer the same problems as networks, such as fairness and throughput [5].




Figure 2.3: A multiprocessor network-on-chip architecture with 16 processing nodes. Nodes are connected in a grid formation with routers and links. Image source: [6].

Chapter 3

Project Overview

3.1	Project Deliverables	9
3.1.1	Core Deliverables (CD)	9
3.1.2	Extended Deliverables (ED)	10
3.2	Project Timeline	11
3.2.1	Project Stages	11
3.2.2	Project Stage Detail	12
3.2.3	Timeline	13
3.3	Resources	13
3.3.1	Hardware Resources	13
3.3.2	Software Resources	14
3.4	Legal and Ethical Considerations	15

This chapter discusses the the project’s requirements, goals, and structure.

3.1 Project Deliverables

The project’s deliverables are split into two sections: core deliverables (CD) – each deliverable must be satisfied for the project to be a minimum viable product (MVP), and extended deliverables (ED) – deliverables that are not required for a MVP – features that only improve upon an existing feature.

3.1.1 Core Deliverables (CD)

The project’s core deliverables are described below.

CD1 Design a compact 16-bit RISC instruction set architecture.

The instruction set will be the primary interface to control the processor from software. An instruction set will be required to implement the custom multi-core communication interface.

It was decided to design a new instruction set rather than to extend an existing architecture as this will increase my knowledge of the constraints to consider when designing instruction sets and processors.

CD2 Design and implement a Verilog RISC core that implements the ISA in [CD1](#).

The Verilog RISC core will be able to run software program written for the instruction set architecture.

CD3 Design and implement an on-chip interconnect for multi-core processing (2 to 32 cores) using the RISC core from CD2.

The interconnect will be a chief requirement to enable multi-core communication. The interconnect should support up to 32 cores, however FPGA implementation constraints may limit this due to limited resources.

The interconnect will control communication between the cores to enable software parallelism.

CD4 Analyse performance of serial and parallel software algorithms, such as parallel DFT, on the processor.

To evaluate the effectiveness of the developed solution, a serial and parallel implementation of a simple computing algorithm (parallel reduction, sorting) will be ran on the processor and it's performance analysed. Effectiveness will be rated on total algorithm run-time and the speed-up gained by adding more cores.

CD5 Allow the RISC core to be easily compiled to multiple FPGA vendors (Xilinx, Altera).

The developed solution should be generic and portable to allow it to be used across a wide-range of FPGA vendors and devices.

Verilog is a generic implementation-independent hardware-description language and so designing implementation specific modules is recommended.

A key consideration for this requirement is to consider the varying hard IP provided by the FPGA vendors (such as BRAM, ethernet, and PCIe [7, 8]). To overcome this problem, the developed Verilog code will conditionally compile where vendor specific requirements are present.

3.1.2 Extended Deliverables (ED)

The project's extended deliverables are described below.

ED1 Design a RISC core with an instructions-per-clock (IPC) rating of at least 1.0 (a single-cycle CPU).

ED2 Design a RISC core with a pipe-lined data path to increase the design's clock speed.

ED3 Design a scalable multi-core interconnect supporting arbitrary (more than 32) RISC core instances (manycore) using Network-on-Chip (NoC) architecture.

ED4 Design a compiler-backend for the PRCO304 [9] compiler to support the ISA from1 CD1. This will make it easier to build complex multi-core software for the processor.

ED5 The RISC core can communicate to peripherals via a memory-mapped addresses using the Wishbone bus.

ED6 Implement various memory-mapped peripherals such as UART, GPIO, LCD, to aid visual representation of the processor during the demonstration viva.

ED7 Store instruction memory in SPI flash.

ED8 Reprogram instruction memory at runtime from host computer.

ED9 Processor external debugger using host-processor link.

3.2 Project Timeline

3.2.1 Project Stages

The project is split up into many stages to aid planning and management of the project. There are 8 unique stage areas: 1. Initial project conception; 2 Basic RISC core development; 3. Extended RISC core development; 4. Multi-core development; 5. Processor quality-of-life (QoL) improvements; 6. Compiler development; 7. Demo preparation, and 8. Final report.

The project stages are shown in Table 3.1.

Stage	Title	Start Date	Days	Core	Applicable Deliverables
1.0	Research	Feb 04	7	x	
1.1	Requirement gathering/review	Feb 11	14	x	
1.1	Processor specification, architecture, ISA	Feb 18	100	x	CD1
1.2	Stage/Time Allocation Planning	Feb 25	7	x	
2.1	Decoder, Register Set, impl & integration	Feb 25	14	x	CD2
2.2	Register set impl & integration	Mar 04	14	x	CD2
2.3	Local memory impl & integration	Mar 11	14	x	CD2
3.1	Memory mapped register layout & impl	Apr 01	21		ED5
3.2	Wishbone peripheral bus connected to MMU	Apr 08	21		ED5
3.3	Pipelined implementation and verification	Apr 15	21		ED2
3.4	Cache memory design & impl	Apr 22	28		ED2
4.1	Multi-core communication interface	TBD	TBD	x	CD3
4.2	Shared-memory controller	TBD	TBD	x	CD3
4.3	Scalable multi-core interface (10s of cores)	TBD	TBD	x	CD3
4.4	Multi-core example program (reduction)	TBD	TBD	x	CD4
5.1	SPI-FPGA interface for OTG programming	TBD	TBD		ED7
5.2	FPGA-PC interfacing	TBD	TBD		ED9
5.3	FPGA-PC debugging (instruction breakpoints)	TBD	TBD		ED9
6.1	Compiler backend for vmicro16	TBD	TBD		ED4
6.2	Compiler support for multi-core codegen	TBD	TBD		ED4
7.1	Wishbone peripherals for demo	TBD	TBD	x	CD4
8.1	Final Report	TBD	TBD	x	

Table 3.1: Project stages throughout the life cycle of the project.

3.2.2 Project Stage Detail

Stages 1.0 through 1.2 – Research and Project Conception

These stages cover initial research of existing problems and solutions in the multiprocessor area. The instruction set architecture is also proposed that later stages will implement.

Stages 2.1 through 2.3 – Processor module Design, Implementation, and Integration

These stages cover the design, implementation, and integration of key processor core modules such as the instruction decoder, register sets and local memory. Integration of all the modules is a challenging task because some modules have both asynchronous and synchronous signals that need to be timed correctly in order for other modules to receive valid data. An example of this is the register set which has asynchronous read ports that are later clocked in the instruction decode stage.

Stages 3.1 through 3.4 – Advanced Processor Implementation

These stages add advanced features to the processor to provide a more functional product. Although these stages are classified as extended, their technical requirement to design and implement is not great and so are have time allocations in the project schedule. The extended features that these stages introduce are: pipelined processor stages – to drastically increase processor performance; provide a memory-mapped peripheral interface through the MMU; provide a Wishbone master interface to the MMU – allowing external peripherals such as GPIO and LCD displays to be utilised in a modular fashion; and to implement a cache memory for each processor core.

Stages 4.1 through 4.4 – Multiprocessor Functionality

These stages are dedicated to adding multiprocessor functionality using a loosely coupled architecture to the processor.

Stages 5.1 through 5.3 – Debugging Features

These stages cover debugging features and are classified as extended due to the large development time required to implement them as well as not being related to multiprocessor systems.

Stages 6.1 through 6.2 – Compiler Backends

These stages cover the implementation of a compiler backend to ease software writing and programming of the processor.

Stage 7.1 – Wishbone Peripherals

Additional Wishbone peripherals, such as SPI and timers will be added to produce a more useful multiprocessor system.

Stage 8.1 – Final Report

This stage is dedicated to the final report write-up. It is expected to be an iterative task that is active throughout the lifespan of the project.

3.2.3 Timeline

The project stages from Table 3.1 are displayed below in a Gantt chart.




Figure 3.1: Project stages in a Gantt chart.

3.3 Resources

This section describes the hardware and software resources required to fulfil the project.

3.3.1 Hardware Resources

Core deliverable **CD5** requires the designed RISC core to be implemented and demonstrated on multiple FPGA devices. Although my design should synthesise for physical IC implementation, due to high costs and lengthy production times, it is not a primary development target. Due to having past experience with Xilinx FPGAs from my placement work and experience with Altera from university modules it was decided to target the Xilinx Spartan 6 XC6SLX9 and the Altera Cyclone V.

Terasic DE1-SoC Development Board

The Terasic DE1-SoC development board features a large Cyclone V FPGA and many peripherals, such as seven-segment displays, 64 MB SDRAM, ADCs, and buttons and switches, which will aid demonstration of the project. The development board is available through the university so the cost is negligible. Figure 3.2 shows the peripherals (green) available to the FPGA.

Minispartan 6+ FPGA Development Board

The Minispartan 6+ is a hobbyist FPGA development board with fewer peripherals than the DE1-SoC. The board features a Xilinx Spartan 6 XC6LX9 which has far fewer resources than the DE1-




Figure 3.2: Terasic DE1-SoC development board featuring the Altera Cyclone V FPGA and many peripherals. Image source: [10].

SoC's Cyclone V however it's simplicity and my familiarity with Xilinx's software suite will speed up development. The development board is shown in Figure 3.3.




Figure 3.3: Minispartan-6+ development board featuring the Xilinx Spartan 6 XC6SLX9. Note that the XC6SLX9 and XC6SLX25 FPGAs share the same board. Image source: [11].

3.3.2 Software Resources

Intel Quartus

Intel Quartus Prime is a paid-for SoC, CPLD, and FPGA software suite targeting Intel's Stratix, Arria, and Cyclone based FPGAs. The university provides student licences which will be used via VPN.

Xilinx ISE Webpack

Xilinx ISE Webpack is Xilinx's free software suite for FPGA development for Spartan 6 based FPGAs. Due to ISE's intuitive and fast work flow, most of the initial simulation and verification processes will be performed using ISE. This will greatly improve development times.

Verilator

Verilator is an open-source Verilog to C++ transpiler which provides a C++ interface to simulate Verilog modules and read/write values similar to a test bench. Verilator will be used for specific modules within the RISC core such as the ALU and decoder as Verilator is useful when performing exhaustive verification.

3.4 Legal and Ethical Considerations

The RISC core is designed to be used as an academic research and educational tool to aid learning and understanding of RISC and multi-core machines. It should not be used for roles where mission critical or safety is a factor.

The processor does not provide any memory protection features and any software running on the processor has full access to all memory.

The processor does not store/track/predict software instructions. The processor uses pipelining techniques to improve performance which results in future instructions entering the pipeline even if the software's logical sequence does not include these instructions. This could result in security vulnerabilities similar to Intel's Spectre vulnerability [12].

Chapter 4

Current Progress

4.1	RISC Core	16
4.1.1	Instruction Set Architecture	16
4.1.2	Design and Implementation	19
4.1.3	Verification	23

This chapter discusses the current progress made towards the project, including designs, implementation, and current results.

4.1 RISC Core

Following the project time line described in section 3.2, the first couple months have been dedicated to the design and implementation of the instruction set architecture and RISC core with stages 1-3. Good progress has been made in both deliverables, the ISA and the RISC core, and the progress is on-time with the initial project time line. The core has been nicknamed *Vmicro16* – short for Verilog microprocessor 16-bit.

4.1.1 Instruction Set Architecture

A 16-bit instruction set architecture (ISA) has been designed using an iterative approach. There currently exists 32 unique instructions covering most generic RISC operations (add, load/store, branch, compare, etc.) and at least 16 opcodes available to be provide multi-core communication and functionality. This number should be adequate to support these features when the work begins on the multi-core project stages (stages 4-7).

Design Goals

Having past experience designing and implementing ISAs for previous projects, I wanted to use that knowledge to design an even more efficient and compact instruction set that could provide much greater functionality. The technical design goals of the ISA are described below:

ISA1 Use a fixed width of 16-bits for all instructions.

This will significantly reduce RTL resources and encourage efficiency by not wasting spare bits. In addition, many SPI flash and RAMs support 16-bit wide data reads which will allow each instruction fetch to only require one clock cycle, thus increasing processor performance.

ISA2 Be able to select at least two registers for common instructions.

This will reduce the number of required instructions to manipulate register data. A disadvantage of using two instead of three register selects is that instructions are always destructive – they always *destroy* existing data in the destination register (e.g. $R0 = \text{ADD } R0 \ R1$) unlike constructive instructions that provide a unique register select for the destination (e.g. $R2 = \text{ADD } R0 \ R1$).

ISA3 Reduce bit-space for frequently used instructions (MOV, MOVI, ADD).

Due to the 16-bit limit, two register selects, and immediate values, the opcode bits are reduced resulting in fewer unique instructions. To overcome this constraint, spare bits in other instructions will be appended to the opcode bits to extend the opcode range. This however, will require a more complex decoder that must first switch the opcode, then switch any spare bits to determine the final opcode. This method will significantly increase the number of unique instructions provided by the instruction set.

ISA4 Provide frequently used actions as options for existing instructions.

In software, frequently used actions include incrementing/decrementing by 1 and performing logical comparisons which usually take more than one instruction on some RISC architectures. As they are common actions, the instruction overhead and time may be significant and can affect performance. To provide a solution to this problem, in addition to using spare bits to extend the opcode range, spare bits will be used to signify a frequently used action action to be performed by the ALU.

As shown in Figure 4.1, frequently used commands such as incrementing/decrementing and logical comparisons are provided by setting spare bits to special values. For example, the instructions ARITH_UADDI and ARITH_SSUBI extend the ARITH_U and ARITH_S opcodes by filling the spare bit, 4. If this bit is not set (0), the instruction allows for a 4-bit immediate value to be added in addition to the two register selects. The 4-bit immediate allows adding a small number to the ALU which is useful in the case of software for loops where an increment/decrement of more than 1 is required.

Another example is the SETC instruction. Inspired by Intel's x86 SETCC, the instructions sets the destination register to zero or one depending on the result of the CMP instruction's flags. Without this instruction, multiple branches would be required to convert the comparison's flags to logical zeros and ones.

ISA5 Provide instructions for performing bitwise manipulations.

RISC processors are commonly used for microprocessing and microcontroller actions which typically includes bit manipulation. The ISA provides bitwise OR, XOR, AND, NOT, and shifting instructions under a single opcode to fill this need.

ISA6 Provide instructions for explicitly performing signed and unsigned arithmetic.

Performing signed and unsigned arithmetic is a key requirement for RISC applications and so it was decided to provide such instructions. Software programmers can easily switch between signed and unsigned arithmetic by setting bit 11 in the ARITH instruction family. Being able to change between signed and unsigned arithmetic instructions by changing a single bit will make the RISC processor's decoder module smaller and less complex.

Without explicit unsigned and signed instructions, extra instructions would be required to perform addition and subtraction. In addition, due to two's complement representation of

signed numbers, the highest immediate operand value would be halved, resulting in more instructions to reach the desired value.

	15-11	10-8	7-5	4-0	rd ra simm5
	15-11	10-8	7-0		rd imm8
	15-11	10-0			nop
	15	14:12	11:0		extended immediate
NOP	00000		X		
LW	00001	Rd	Ra	s5	Rd <= RAM[Ra+s5]
SW	00010	Rd	Ra	s5	RAM[Ra+s5] <= Rd
BIT	00011	Rd	Ra	s5	bitwise operations
BIT_OR	00011	Rd	Ra	00000	Rd <= Rd Ra
BIT_XOR	00011	Rd	Ra	00001	Rd <= Rd ^ Ra
BIT_AND	00011	Rd	Ra	00010	Rd <= Rd & Ra
BIT_NOT	00011	Rd	Ra	00011	Rd <= ~Ra
BIT_LSHFT	00011	Rd	Ra	00100	Rd <= Rd << Ra
BIT_RSHFT	00011	Rd	Ra	00101	Rd <= Rd >> Ra
MOV	00100	Rd	Ra	X	Rd <= Ra
MOVI	00101	Rd		i8	Rd <= i8
ARITH_U	00110	Rd	Ra	s5	unsigned arithmetic
ARITH_UADD	00110	Rd	Ra	11111	Rd <= uRd + uRa
ARITH_USUB	00110	Rd	Ra	10000	Rd <= uRd - uRa
ARITH_UADDI	00110	Rd	Ra	0AAAA	Rd <= uRd + Ra + AAAA
ARITH_S	00111	Rd	Ra	s5	signed arithmetic
ARITH_SADD	00111	Rd	Ra	11111	Rd <= sRd + sRa
ARITH_SSUB	00111	Rd	Ra	10000	Rd <= sRd - sRa
ARITH_SSUBI	00111	Rd	Ra	0AAAA	Rd <= sRd - sRa + AAAA
BR	01000	Rd		i8	conditional branch
BR_U	01000	Rd		0000 0000	Any
BR_E	01000	Rd		0000 0001	Z=1
BR_NE	01000	Rd		0000 0010	Z=0
BR_G	01000	Rd		0000 0011	Z=0 and S=0
BR_GE	01000	Rd		0000 0100	S=0
BR_L	01000	Rd		0000 0101	S != 0
BR_LE	01000	Rd		0000 0110	Z=1 or (S != 0)
BR_S	01000	Rd		0000 0111	S=1
BR_NS	01000	Rd		0000 1000	S=0
CMP	01001	Rd	Ra	X	SZO <= CMP(Rd, Ra)
SETC	01010	Rd	Ra	X	Rd <= Imm8 == SZO ? 1 : 0
MOVI_LARGE	1	Rd	i12		Rd <= i12

Figure 4.1: Initial Vmicro16 16-bit instruction set architecture. Coloured regions represent instruction families (bitwise, branching, arithmetic, etc.).

The ISA table is shown in Figure 4.1. The top 5 bits (15-11) are dedicated to the opcode resulting in 32 unique values. Currently only the bits 14-11 are used (NOP to SETC) leaving the top bit spare. Initially, this bit was reserved to indicate an extended immediate instruction, MOVI12, supporting a large 12-bit immediate value, however later in the design it was decided that the top bit would indicate special instructions dedicated for multi-core operation. This leaves 16 spare unique opcodes for this purpose.

4.1.2 Design and Implementation

The RISC core design is a traditional 5-stage processor (fetch, decode, execute, memory, write-back).

To satisfy [CD5](#), the Verilog code will be self-contained in a single file. This reduces the hierarchical complexity and eases cross-vendor project set-up as only a single file is required to be included. A disadvantage with this single file approach is that some external Verilog verification tools that I plan to use, such as Verilator, do not currently support multiple Verilog modules (due to an unfixed bug) within a single file.




Figure 4.2: Vmicro16 RISC 5-stage RTL diagram showing: instruction pipelining (data passed forward through clocked register banks at each stage); branch address calculation; ALU operand calculation (**rd2** or **imm**); and program counter incrementing.

Instruction and Data Memory

The design uses separate instruction and data memories similar to a Harvard architecture computer. This architecture was chosen due because I find it easier to implement.

Register File

To support design goal [ISA2](#), the register set features a dual-port read and single-port write. This allows instructions to read 2 registers simultaneously for any instruction. The single-port write allows the instruction output to be written to the register file.

Pipelining

The extended deliverable [ED1](#), to provide atleast 1 instructions per clock. Previous processor designs of mine have all required multiple clocks per instruction as it is a lot easier to implement. Modern processors today can output 1 or more instructions per clock through the use of instruction pipelining. This technique increases throughput of the processor by performing each stage in parallel. In this pipeline, instructions still travel through each stage in the same order, the difference is that the fetch stage does not wait for the final stage to complete and so fetches a new instruction every clock cycle, resulting in each stage operating on new data every clock cycle. To extend my knowledge in CPU pipelining, extended deliverable [ED1](#) is proposed.

Instruction pipelining is harder to implement as data and control hazards can occur. Data hazards occur when instructions are dependant on the output of a previous instruction that has not left the pipeline, for example a register dependency. Methods to detect this hazard include checking if the register selects in the decode stage are present in future stages of the pipeline. If this check is true, then the current instruction depends on an instruction in the pipeline, and the processor can either wait until the dependant instruction has left the pipeline (i.e. has been written back to registers) or insert a NOP that will produce a *bubble* in the pipeline allowing the final stage to execute before the dependant instruction continues.

Control hazards occur when conditional or interrupt branching instructions are in the pipeline and their result has not been calculated yet. This results in preceding instructions entering the pipeline when they should not be executed due to the conditional branch. To detect this hazard, for instructions that perform branching or conditional execution, a global flag is set. When the outcome of the conditional check is performed, stages after decode are allowed to commit their results. Fortunately this technique is fairly simple implement.

This project's RISC processor implements these two hazard detectors and solutions to resolve them. The data hazard resolver implements a `valid` signal that is passed forward from stage to stage. This signal is low when a hazard has occured and indicates that receiving stage should not operate on the previous stage's data. Each stage's `valid` signal is dependant on the previous stages `valid` signal. This allows future stages to stall when a hazard is detected in previous stages. A diagram of the implementation of these hazards in the processor is shown in [Figure 4.3](#).

Memory Management Unit

It was decided to use a memory management unit (MMU) to make it easier and extensible to communicate with external peripherals or additional registers. This method would transparently use the

ALU Design

The Vmicro16's ALU is an asynchronous module that has 3 inputs: data a; data b; and opcode op, and outputs data value c. The ALU is able to operate on both register data (rd1 and rd2) and immediate values. A switch is used to set the b input to either the rd2 or imm value from the previous stage.

Currently, the ALU does not store flags to indicate overflow, equality, or zero values in the module itself. Instead the ALU outputs the result of the CMP, which calculates such flags, to be written back to the register set in the write-back stage. This means that in order to perform a conditional operation, such as a branch, the register containing the CMP flags must be included in the instruction.




Figure 4.4: Vmicro16 ALU diagram showing clocked inputs from the previous IDEX stage being

The Verilog implementation of the ALU is shown in Figure 4.5. The ALU's asynchronous output is clocked with other registers, such as destination register rs1 and other control signals, in the EXME register bank.

```

322
323         // Perform the write
324         regs[ws1] <= wd;
325     end
326
327     assign rd1 = regs[rs1];
328     //assign rd2 = regs[rs2];
329 endmodule
330
331 (* keep_hierarchy = "yes" *)
332 (* dont_touch = "yes" *)
333 module vmicro16_regs_apb # (
334     parameter BUS_WIDTH = 16,
335     parameter CELL_DEPTH = 8

```

Figure 4.5: Vmicro16's ALU implementation named vmicro16_alu. vmicro16.v

Decoder Design

Instruction decoding occurs in the between the IFID and IDEX stages. The decoder extracts register selects and operands from the input instruction. The decoder outputs are asynchronous which allows the register selects to be passed to the register set and register data to be read asynchronously. The register selects and register read data is then clocked into the IDEX register bank.


```

224         M_PADDR    <= mmu_addr;
225         M_PWDATA   <= mmu_in;
226         M_PSELx    <= 1;
227         M_PWRITE   <= mmu_we;
228
229         mmu_state <= MMU_STATE_T2;
230     end
231 end
232
233 MMU_STATE_T2: begin
234     M_PENABLE <= 1;
235
236     if (M_PREADY == 1'b1) begin
237         mmu_state <= MMU_STATE_T3;
238     end
239 end
240
241 MMU_STATE_T3: begin
242     // Slave has output a ready signal (finished)
243     M_PENABLE <= 0;
244     M_PADDR    <= 0;
245     M_PWDATA   <= 0;

```

Figure 4.6: Vmicro16's decoder module code showing nested bit switches to determine the intended opcode. vmicro16.v

In Figure 4.6, it can be seen that the first 8 opcode cases are represented using the same 15-11 bits, however the VMICRO16_OP_BIT instructions require another bit range to be compared to determine the output opcode.

4.1.3 Verification

Currently, the only verification method used is manual inspection of the output waveforms of a test bench. For now, it is easier and faster to spot erroneous states by hand due to the large complexity of the pipeline. Later in the project, automatic test benches will be utilised.

Known Bugs

Known bugs exist within the RISC core however none are critical as they can be easily avoided in software.

BUG1 Stall detection does not consider load/store instructions.

Due to instruction pipelining techniques used by the processor and lack of address checking in the EXME and MEWB stages, LW instructions immediately after SW instructions:

```
SW R0 (R2+16)
```

```
LW R1 (R2+16)
```

will not return the previously stored value. In addition, because of the target address is calculated by the ALU (e.g. R2+16), detecting matching addresses at IFID and IDEX stage is not trivial, and because of this, a hardware fix is not planned for the final version. It is possible to overcome this problem in software by placing at least 5 NOP instructions after each SW.

Chapter 5

Future Work

5.1	Project Status	24
5.1.1	Updated Project Time Line	24
5.1.2	Future Work	24

5.1 Project Status

Four months have passed since the start of the project and significant progress has been made to the final deliverable.

The current active stage is *3.3 Pipeline Implementation and Verification* where the processor pipeline is being verified against a range of simple software sequences. It is important that this verification is thorough and the output is bug free as future additions to the processor will utilise this foundation.

5.1.1 Updated Project Time Line

The project table described in section 3.2 did not allocate times for stages 4.1 and later. This was due to expected high demand from other modules and exams in this time period and so it was decided to not allocate times that would later not be followed.

Now that this time period is closer, time allocations have been assigned for stages 4, 7, and 8. The state of stage 5's extended deliverables, to implement debugging interfaces, have changed from *Unknown* to *Cancelled* due to expected high workload from other modules in the next month. The cancellation of these stages will not severely affect the final functionality of the deliverable however it will make debugging the processor slightly more difficult. It was decided to remove these extended features to allow for more time to be spent on core functionality.


The updated project status is shown in Table 5.1 and in Figure 5.1.

5.1.2 Future Work

May and early June are reserved for work on other modules and preparation for exams. From mid-June, work will resume on verifying the end of stage 3 and then work will start on stage 4 (focussed on designing and implementing multiprocessor features). After stage 4, software algorithms will be compiled for the ISA and evaluated against Amdahl's Law.

Stage	Title	Start Date	Core	Status
1.0	Research	Feb 04	x	Completed
1.1	Requirement gathering/review	Feb 11	x	Completed
1.1	Processor specification, architecture, ISA	Feb 18	x	Completed
1.2	Stage/Time Allocation Planning	Feb 25	x	Completed
2.1	Decoder, Register Set, impl & integration	Feb 25	x	Completed
2.2	Register set impl & integration	Mar 04	x	Completed
2.3	Local memory impl & integration	Mar 11	x	Completed
3.1	Memory mapped register layout & impl	Apr 01		On-going
3.2	Wishbone peripheral bus connected to MMU	Apr 08		On-going
3.3	Pipeline implementation and verification	Apr 15		On-going
3.4	Cache memory design & impl	Apr 22		Cancelled
4.1	Multi-core communication interface	Jun 05	x	Planned
4.2	Shared-memory controller	Jun 05	x	Planned
4.3	Scalable multi-core interface (10s of cores)	Jul 01	x	Planned
4.4	Multi-core example program (reduction)	Jul 10	x	Planned
5.1	SPI-FPGA interface for OTG programming	TBD		Cancelled
5.2	FPGA-PC interfacing	TBD		Cancelled
5.3	FPGA-PC debugging (instruction breakpoints)	TBD		Cancelled
6.1	Compiler backend for vmicro16	TBD		Unknown
6.2	Compiler support for multi-core codegen	TBD		Unknown
7.1	Wishbone peripherals for demo	Aug 01	x	Planned
8.1	Final Report	Jun 05	x	Planned

Table 5.1: Updated project stages.



Chapter 6

Conclusion

With the end of Moore's Law looming, processor designers must use other strategies to continue improving performance of processors – multiprocessor and parallelism being a primary strategy. This project sets out to improve my knowledge on multiprocessor communication by designing, implementing, and verifying a multiprocessor – and I believe starting from scratch is the best way to accomplish this learning task.

To date, a compact 16-bit RISC instruction set has been designed and implemented in a Verilog single-core processor. Whilst single-core verification is still on-going, good progress has been made and extended deliverables from stage 3, such as instruction pipelining and memory-mapped peripherals via a Wishbone bus, has been implemented successfully.

Stage 5's extended deliverables and the cache memory have been cancelled but they do not effect the core functionality of the processor. The planned project time-line for future stages is realistic and accomplishing the project's goals appears achievable.

References

- [1] V. Subramanian, "Multiple gate field-effect transistors for future CMOS technologies," *IETE Technical review*, vol. 27, no. 6, pp. 446–454, 2010.
- [2] M. J. Flynn, *Computer architecture: Pipelined and parallel processor design*. Jones & Bartlett Learning, 1995.
- [3] Tech Differences, "Difference between loosely coupled and tightly coupled multiprocessor system (with comparison chart)," Jul 2017. [Online]. Available: <https://techdifferences.com/difference-between-loosely-coupled-and-tightly-coupled-multiprocessor-system.html> (Accessed 2019-04-20).
- [4] L. Benini and G. De Micheli, "Networks on Chips: A new SoC paradigm," *Computer*, vol. 35, pp. 70–78, 02 2002.
- [5] D. Zhu, L. Chen, S. Yue, T. M. Pinkston, and M. Pedram, "Balancing On-Chip Network Latency in Multi-application Mapping for Chip-Multiprocessors," in *2014 IEEE 28th International Parallel and Distributed Processing Symposium*, May 2014, pp. 872–881.
- [6] N. Chatterjee, S. Paul, and S. Chattopadhyay, "Fault-tolerant dynamic task mapping and scheduling for network-on-chip-based multicore platform," *ACM Transactions on Embedded Computing Systems*, vol. 16, pp. 1–24, 05 2017.
- [7] Xilinx, *Spartan-6 FPGA Block RAM Resources*, Xilinx.
- [8] Altera, *Recommended HDL Coding Styles - QII51007-9.0.0*, Altera.
- [9] B. Lancaster, "FPGA-based RISC Microprocessor and Compiler," vol. 3.14, pp. 37–50. [Online]. Available: <https://github.com/bendl/prco304> (Accessed March 2018).
- [10] Terasic Technologies, "SoC Platform - Cyclone - DE1-SoC Board." [Online]. Available: <https://www.terasic.com.tw/cgi-bin/page/archive.pl?Language=English&No=836> (Accessed 2019-04-20).
- [11] *MiniSpartan6+*, Scarab Hardware, 2014. [Online]. Available: <https://www.scarabhardware.com/minispartan6/> (Accessed 2019-04-20).
- [12] P. Kocher, D. Genkin, D. Gruss, W. Haas, M. Hamburg, M. Lipp, S. Mangard, T. Prescher, M. Schwarz, and Y. Yarom, "Spectre attacks: Exploiting speculative execution," *arXiv preprint arXiv:1801.01203*, 2018.

vmicro16.v

```
// This file contains multiple modules.
// Verilator likes 1 file for each module
/* verilator lint_off DECLFILENAME */
/* verilator lint_off UNUSED */
/* verilator lint_off BLKSEQ */
/* verilator lint_off WIDTH */

// Include Vmicro16 ISA containing definitions for the bits
#include "vmicro16_isa.v"

#include "clog2.v"
#include "formal.v"

(* keep_hierarchy = "yes" *)
(* dont_touch = "yes" *)
module vmicro16_bram_apb # (
    parameter BUS_WIDTH    = 16,
    parameter MEM_WIDTH    = 16,
    parameter MEM_DEPTH    = 64,
    parameter APB_PADDR    = 0
) (
    input clk,
    input reset,
    // APB Slave to master interface
    input  [`clog2(MEM_DEPTH)-1:0] S_PADDR,
    input                          S_PWRITE,
    input                          S_PSELx,
    input                          S_PENABLE,
    input [BUS_WIDTH-1:0]          S_PWDATA,

    output [BUS_WIDTH-1:0]          S_PRDATA,
    output                          S_PREADY
);
    wire [MEM_WIDTH-1:0] mem_out;

    assign S_PRDATA = (S_PSELx & S_PENABLE) ? mem_out : 16'hZZZZ;
    assign S_PREADY = (S_PSELx & S_PENABLE) ? 1'b1 : 1'bZ;
    assign we       = (S_PSELx & S_PENABLE & S_PWRITE);

    always @(posedge clk)
        if (we)
            $display($time, "\t\tBRAM[%h] <= %h",
                S_PADDR, S_PWDATA);

    vmicro16_bram # (
        .MEM_WIDTH  (MEM_WIDTH),
        .MEM_DEPTH  (MEM_DEPTH),
        .NAME       ("BRAM")
    ) bram_apb (
        .clk        (clk),
        .reset       (reset),

        .mem_addr    (S_PADDR),
        .mem_in      (S_PWDATA),
        .mem_we      (we),
        .mem_out     (mem_out)
    );
endmodule

// This module aims to be a SYNCHRONOUS, WRITE_FIRST BLOCK RAM
// https://www.xilinx.com/support/documentation/user_guides/ug473-7Series_Memory_Resources.pdf
// https://www.xilinx.com/support/documentation/user_guides/ug383.pdf
// https://www.xilinx.com/support/documentation/sw_manuals/xilinx2016_4/ug901-vivado-synthesis.pdf
(* keep_hierarchy = "yes" *)
module vmicro16_bram # (
    parameter MEM_WIDTH    = 16,
    parameter MEM_DEPTH    = 64,
    parameter CORE_ID      = 0,
    parameter NAME         = "BRAM"
) (
    input clk,
    input reset,

    input  [`clog2(MEM_DEPTH)-1:0] mem_addr,
    input [MEM_WIDTH-1:0] mem_in,
    input                          mem_we,
    output reg [MEM_WIDTH-1:0] mem_out
);
    // memory vector
    reg [MEM_WIDTH-1:0] mem [0:MEM_DEPTH-1];
```



```

198 // tightly integrated memory usage
199 wire tim0_en = (mmu_addr >= ADDR_TIMO_S) && (mmu_addr <= ADDR_TIMO_E);
200 wire [TIM_BITS_ADDR-1:0] tim0_addr = (mmu_addr - ADDR_TIMO_S);
201 wire tim0_we = (tim0_en && mmu_we);
202
203 // Output port
204 always @(*)
205     if (tim0_en)
206         mmu_out = tim0_out;
207     else
208         mmu_out = per_out;
209
210 // APB master to slave interface
211 always @(posedge clk) begin
212     if (reset) begin
213         mmu_state <= MMU_STATE_T1;
214         M_PENABLE <= 0;
215         M_PADDR <= 0;
216         M_PWDATA <= 0;
217         M_PSELx <= 0;
218         M_PWRITE <= 0;
219     end
220     else
221         casex (mmu_state)
222             MMU_STATE_T1: begin
223                 if (req && (!tim0_en)) begin
224                     M_PADDR <= mmu_addr;
225                     M_PWDATA <= mmu_in;
226                     M_PSELx <= 1;
227                     M_PWRITE <= mmu_we;
228
229                     mmu_state <= MMU_STATE_T2;
230                 end
231             end
232             MMU_STATE_T2: begin
233                 M_PENABLE <= 1;
234
235                 if (M_PREADY == 1'b1) begin
236                     mmu_state <= MMU_STATE_T3;
237                 end
238             end
239             MMU_STATE_T3: begin
240                 // Slave has output a ready signal (finished)
241                 M_PENABLE <= 0;
242                 M_PADDR <= 0;
243                 M_PWDATA <= 0;
244                 M_PSELx <= 0;
245                 M_PWRITE <= 0;
246                 // Clock the peripheral output into a reg,
247                 // to output on the next clock cycle
248                 per_out <= M_PRDATA;
249
250                 mmu_state <= MMU_STATE_T1;
251             end
252         endcase
253     end
254 end
255
256 // Each M core has a TIM0 scratch memory
257 (* keep_hierarchy = "yes" *)
258 vmicro16_bram # (
259     .MEM_WIDTH (MEM_WIDTH),
260     .MEM_DEPTH (MEM_DEPTH),
261     .NAME ("TIM0")
262 ) TIM0 (
263     .clk (clk),
264     .reset (reset),
265     .mem_addr (tim0_addr),
266     .mem_in (mmu_in),
267     .mem_we (tim0_we),
268     .mem_out (tim0_out)
269 );
270 endmodule
271
272
273 (* keep_hierarchy = "yes" *)
274 module vmicro16_regs # (
275     parameter CELL_WIDTH = 16,
276     parameter CELL_DEPTH = 8,
277     parameter CELL_SEL_BITS = `clog2(CELL_DEPTH),
278     parameter CELL_DEFAULTS = 0,
279     parameter DEBUG_NAME = "",
280     parameter CORE_ID = 0
281 ) (
282     input clk,
283     input reset,
284     // Dual port register reads
285     input [CELL_SEL_BITS-1:0] rs1, // port 1
286     output [CELL_WIDTH-1:0] rd1,
287     //input [CELL_SEL_BITS-1:0] rs2, // port 2
288     //output [CELL_WIDTH-1:0] rd2,
289     // EX/WB final stage write back
290     input we,
291     input [CELL_SEL_BITS-1:0] ws1,
292     input [CELL_WIDTH-1:0] wd
293 );
294
295 reg [CELL_WIDTH-1:0] regs [0:CELL_DEPTH-1] /*verilator public_flat*/;
296
297 // Initialise registers with default values
298 // Really only used for special registers used by the soc
299 // TODO: How to do this on reset?
300 integer i;
301 initial
302     if (CELL_DEFAULTS)
303         $readmemh(CELL_DEFAULTS, regs);
304     else
305         for(i = 0; i < CELL_DEPTH; i = i + 1)
306             regs[i] <= i;
307
308 always @ (regs)
309     $display($time, "\tc%02h\t\t| %h %h %h %h | %h %h %h %h |",
310         CORE_ID,
311         regs[0], regs[1], regs[2], regs[3],
312         regs[4], regs[5], regs[6], regs[7]);
313

```



```

314     always @(posedge clk)
315     if (reset)
316         for(i = 0; i < CELL_DEPTH; i = i + 1)
317             regs[i] <= i;
318
319     else if (we) begin
320         $display($time, "\tC%02h: REGS #%s: Writing %h to reg[%d]",
321             CORE_ID, DEBUG_NAME, wd, ws1);
322
323         // Perform the write
324         regs[ws1] <= wd;
325     end
326
327     assign rd1 = regs[rs1];
328     //assign rd2 = regs[rs2];
329 endmodule
330
331 (* keep_hierarchy = "yes" *)
332 (* dont_touch = "yes" *)
333 module vmicro16_regs_apb # (
334     parameter BUS_WIDTH = 16,
335     parameter CELL_DEPTH = 8
336 ) (
337     input clk,
338     input reset,
339     // APB Slave to master interface
340     input [1:0] S_PADDR,
341     input S_PWRITE,
342     input S_PSELx,
343     input S_PENABLE,
344     input [BUS_WIDTH-1:0] S_PWDATA,
345
346     output [BUS_WIDTH-1:0] S_PRDATA,
347     output S_PREADY
348 );
349     wire [BUS_WIDTH-1:0] rd1;
350
351     assign S_PRDATA = (S_PSELx & S_PENABLE) ? rd1 : 16'hZZZZ;
352     assign S_PREADY = (S_PSELx & S_PENABLE) ? 1'b1 : 1'bZ;
353     assign reg_we = (S_PSELx & S_PENABLE & S_PWRITE);
354
355     always @(*)
356     if (reg_we)
357         $display($time, "\t\tREGS_APB[%h] <= %h", S_PADDR, S_PWDATA);
358
359     always @(*)
360         `rassert(reg_we == (S_PSELx & S_PENABLE & S_PWRITE))
361
362     vmicro16_regs # (
363         .CELL_DEPTH(CELL_DEPTH)
364     ) regs_apb (
365         .clk (clk),
366         .reset (reset),
367
368         .rs1 (S_PADDR),
369         .rd1 (rd1),
370
371         // .rs2 ( ),
372         // .rd2 ( ),
373
374         .we (reg_we),
375         .ws1 (S_PADDR),
376         .wd (S_PWDATA) // either alu_c or mem_out
377     );
378 endmodule
379
380 (*dont_touch="true"*)
381 (* keep_hierarchy = "yes" *)
382 module vmicro16_gpio_apb # (
383     parameter BUS_WIDTH = 16,
384     parameter PORTS = 8
385 ) (
386     input clk,
387     input reset,
388     // APB Slave to master interface
389     input [0:0] S_PADDR, // not used (optimised out)
390     input S_PWRITE,
391     input S_PSELx,
392     input S_PENABLE,
393     input [PORTS-1:0] S_PWDATA,
394
395     output [PORTS-1:0] S_PRDATA,
396     output S_PREADY,
397     output reg [PORTS-1:0] gpio
398 );
399     assign S_PRDATA = (S_PSELx & S_PENABLE) ? gpio : 16'hZZZZ;
400     assign S_PREADY = (S_PSELx & S_PENABLE) ? 1'b1 : 1'bZ;
401     assign ports_we = (S_PSELx & S_PENABLE & S_PWRITE);
402
403     always @(posedge clk)
404     if (reset)
405         gpio <= 0;
406     else if (ports_we) begin
407         $display($time, "\t\tGPIO <= %h", S_PWDATA[PORTS-1:0]);
408         gpio <= S_PWDATA[PORTS-1:0];
409     end
410 endmodule
411
412 // Decoder is hard to parameterise as it's very closely linked to the ISA.
413 (* keep_hierarchy = "yes" *)
414 module vmicro16_dec # (
415     parameter INSTR_WIDTH = 16,
416     parameter INSTR_OP_WIDTH = 5,
417     parameter INSTR_RS_WIDTH = 3,
418     parameter ALU_OP_WIDTH = 5
419 ) (
420     //input clk, // not used yet (all combinational)
421     //input reset, // not used yet (all combinational)
422
423     input [INSTR_WIDTH-1:0] instr,
424
425     output [INSTR_OP_WIDTH-1:0] opcode,
426     output [INSTR_RS_WIDTH-1:0] rd,
427     output [INSTR_RS_WIDTH-1:0] ra,
428     output [7:0] imm8,

```

```

430     output [11:0]          imm12,
431     output [4:0]          simm5,
432
433     // This can be freely increased without affecting the isa
434     output reg [ALU_OP_WIDTH-1:0] alu_op,
435
436     output reg has_imm8,
437     output reg has_imm12,
438     output reg has_we,
439     output reg has_br,
440     output reg has_mem,
441     output reg has_mem_we,
442
443     output halt
444
445     // TODO: Use to identify bad instruction and
446     //       raise exceptions
447     //, output is_bad
448 );
449     assign opcode = instr[15:11];
450     assign rd     = instr[10:8];
451     assign ra     = instr[7:5];
452     assign imm8   = instr[7:0];
453     assign imm12  = instr[11:0];
454     assign simm5  = instr[4:0];
455     // Special opcodes
456     assign halt   = (opcode == `VMICRO16_OP_HALT);
457
458     // exme_op
459     always @(*) case (opcode)
460         `VMICRO16_OP_HALT, // TODO: stop ifid
461         `VMICRO16_OP_NOP:    alu_op = `VMICRO16_ALU_NOP;
462
463         `VMICRO16_OP_LW:     alu_op = `VMICRO16_ALU_LW;
464         `VMICRO16_OP_SW:     alu_op = `VMICRO16_ALU_SW;
465
466         `VMICRO16_OP_MOV:    alu_op = `VMICRO16_ALU_MOV;
467         `VMICRO16_OP_MOVI:   alu_op = `VMICRO16_ALU_MOVI;
468         `VMICRO16_OP_MOVI_L: alu_op = `VMICRO16_ALU_MOVI_L;
469
470         `VMICRO16_OP_BR:     alu_op = `VMICRO16_ALU_BR;
471
472         `VMICRO16_OP_BIT:    casez (simm5)
473             `VMICRO16_OP_BIT_OR:    alu_op = `VMICRO16_ALU_BIT_OR;
474             `VMICRO16_OP_BIT_XOR:   alu_op = `VMICRO16_ALU_BIT_XOR;
475             `VMICRO16_OP_BIT_AND:   alu_op = `VMICRO16_ALU_BIT_AND;
476             `VMICRO16_OP_BIT_NOT:   alu_op = `VMICRO16_ALU_BIT_NOT;
477             `VMICRO16_OP_BIT_LSHFT: alu_op = `VMICRO16_ALU_BIT_LSHFT;
478             `VMICRO16_OP_BIT_RSHFT: alu_op = `VMICRO16_ALU_BIT_RSHFT;
479             default:                alu_op = `VMICRO16_ALU_BAD; endcase
480
481         `VMICRO16_OP_ARITH_U:    casez (simm5)
482             `VMICRO16_OP_ARITH_UADD: alu_op = `VMICRO16_ALU_ARITH_UADD;
483             `VMICRO16_OP_ARITH_USUB: alu_op = `VMICRO16_ALU_ARITH_USUB;
484             `VMICRO16_OP_ARITH_UADDI: alu_op = `VMICRO16_ALU_ARITH_UADDI;
485             default:                alu_op = `VMICRO16_ALU_BAD; endcase
486
487         `VMICRO16_OP_ARITH_S:    casez (simm5)
488             `VMICRO16_OP_ARITH_SADD: alu_op = `VMICRO16_ALU_ARITH_SADD;
489             `VMICRO16_OP_ARITH_SSUB: alu_op = `VMICRO16_ALU_ARITH_SSUB;
490             `VMICRO16_OP_ARITH_SSUBI: alu_op = `VMICRO16_ALU_ARITH_SSUBI;
491             default:                alu_op = `VMICRO16_ALU_BAD; endcase
492
493         default: begin
494             alu_op = `VMICRO16_ALU_NOP;
495             $display($time, "\tDEC: unknown opcode: %h ... NOPPING", opcode);
496         end
497     endcase
498
499     // Register writes
500     always @(*) case (opcode)
501         `VMICRO16_OP_LW,
502         `VMICRO16_OP_MOV,
503         `VMICRO16_OP_MOVI,
504         `VMICRO16_OP_MOVI_L,
505         `VMICRO16_OP_ARITH_U,
506         `VMICRO16_OP_ARITH_S,
507         `VMICRO16_OP_CMP,
508         `VMICRO16_OP_SETC:    has_we = 1'b1;
509         default:              has_we = 1'b0;
510     endcase
511
512     // Contains 8-bit immediate
513     always @(*) case (opcode)
514         `VMICRO16_OP_MOVI,
515         `VMICRO16_OP_CMP:    has_imm8 = 1'b1;
516         default:              has_imm8 = 1'b0;
517     endcase
518
519     // Contains 12-bit immediate
520     always @(*) case (opcode)
521         `VMICRO16_OP_MOVI_L:    has_imm12 = 1'b1;
522         default:                has_imm12 = 1'b0;
523     endcase
524
525     // Will branch the pc
526     always @(*) case (opcode)
527         `VMICRO16_OP_BR:    has_br = 1'b1;
528         default:            has_br = 1'b0;
529     endcase
530
531     // Requires external memory
532     always @(*) case (opcode)
533         `VMICRO16_OP_LW,
534         `VMICRO16_OP_SW:    has_mem = 1'b1;
535         default:            has_mem = 1'b0;
536     endcase
537
538     // Requires external memory write
539     always @(*) case (opcode)
540         `VMICRO16_OP_SW:    has_mem_we = 1'b1;
541         default:            has_mem_we = 1'b0;
542     endcase
543 endmodule
544
545 (* keep_hierarchy = "yes" *)

```

```

546 module vmicro16_alu # (
547     parameter OP_WIDTH = 5,
548     parameter DATA_WIDTH = 16
549 ) (
550     // input clk, // TODO: make clocked
551
552     input [OP_WIDTH-1:0] op,
553     input [DATA_WIDTH-1:0] a, // rs1/dst
554     input [DATA_WIDTH-1:0] b, // rs2
555     output reg [DATA_WIDTH-1:0] c
556 );
557 always @(*) case (op)
558     // branch/nop, output nothing
559     `VMICRO16_ALU_BR,
560     `VMICRO16_ALU_NOP: c = 0;
561     // load/store addresses (use value in rd2)
562     `VMICRO16_ALU_LW,
563     `VMICRO16_ALU_SW: c = b;
564     // bitwise operations
565     `VMICRO16_ALU_BIT_OR: c = a | b;
566     `VMICRO16_ALU_BIT_XOR: c = a ^ b;
567     `VMICRO16_ALU_BIT_AND: c = a & b;
568     `VMICRO16_ALU_BIT_NOT: c = ~(b);
569     `VMICRO16_ALU_BIT_LSHFT: c = a << b;
570     `VMICRO16_ALU_BIT_RSHFT: c = a >> b;
571
572     `VMICRO16_ALU_MOV: c = b;
573     `VMICRO16_ALU_MOVI: c = b;
574     `VMICRO16_ALU_MOVI_L: c = b;
575
576     `VMICRO16_ALU_ARITH_UADD: c = a + b;
577     `VMICRO16_ALU_ARITH_USUB: c = a - b;
578     // TODO: ALU should have simm5 as input
579     `VMICRO16_ALU_ARITH_UADDI: c = a + b;
580
581     `VMICRO16_ALU_ARITH_SADD: c = $signed(a) + $signed(b);
582     `VMICRO16_ALU_ARITH_SSUB: c = $signed(a) - $signed(b);
583     // TODO: ALU should have simm5 as input
584     `VMICRO16_ALU_ARITH_SSUBI: c = $signed(a) + $signed(b);
585
586     // TODO: Parameterise
587     default: begin
588         $display($time, "\tALU: unknown op: %h", op);
589         c = 16'h0000;
590     end
591 endcase
592 endmodule
593
594 (*dont_touch="true"*)
595 (* keep_hierarchy = "yes" *)
596 module vmicro16_core # (
597     parameter MEM_INSTR_DEPTH = 64,
598     parameter MEM_SCRATCH_DEPTH = 64,
599     parameter MEM_WIDTH = 16,
600
601     parameter CORE_ID = 0
602 ) (
603     input clk,
604     input reset,
605
606     output [7:0] dbug_pc,
607
608     // APB master to slave interface (apb_intercon)
609     output [MEM_WIDTH-1:0] w_PADDR,
610     output w_PWRITE,
611     output w_PSELx,
612     output w_PENABLE,
613     output [MEM_WIDTH-1:0] w_PWDATA,
614     input [MEM_WIDTH-1:0] w_PRDATA,
615     input w_PREADY
616 );
617 localparam STATE_IF = 0;
618 localparam STATE_R1 = 1;
619 localparam STATE_R2 = 2;
620 localparam STATE_ME = 3;
621 localparam STATE_WB = 4;
622 reg [2:0] r_state = STATE_IF;
623
624 reg [15:0] r_pc = 16'h0000;
625 reg [15:0] r_instr = 16'h0000;
626 wire [15:0] w_mem_instr_out;
627
628 assign dbug_pc = r_pc[7:0];
629
630 wire [4:0] r_instr_opcode;
631 wire [4:0] r_instr_alu_op;
632 wire [2:0] r_instr_rsd;
633 wire [2:0] r_instr_rsa;
634 reg [15:0] r_instr_rdd = 0;
635 reg [15:0] r_instr_rda = 0;
636 wire [7:0] r_instr_imm8;
637 wire [4:0] r_instr_simm5;
638 wire r_instr_has_imm8;
639 wire r_instr_has_we;
640 wire r_instr_has_br;
641 wire r_instr_has_mem;
642 wire r_instr_has_mem_we;
643 wire r_instr_halt;
644
645 wire [15:0] r_alu_out;
646
647 wire [15:0] r_mem_scratch_addr = r_alu_out + r_instr_simm5;
648 wire [15:0] r_mem_scratch_in = r_instr_rdd;
649 wire [15:0] r_mem_scratch_out;
650 wire r_mem_scratch_we = r_instr_has_mem_we && (r_state == STATE_ME);
651 reg r_mem_scratch_req = 0;
652 wire r_mem_scratch_busy;
653
654 reg [2:0] r_reg_rs1 = 0;
655 wire [15:0] r_reg_rdi;
656 //wire [15:0] r_reg_rd2;
657 wire [15:0] r_reg_wd = (r_instr_has_mem) ? r_mem_scratch_out : r_alu_out;
658 wire r_reg_we = r_instr_has_we && (r_state == STATE_WB);
659
660 // 2 cycle register fetch
661 always @(*) begin

```

```

662     r_reg_rs1 = 0;
663     if (r_state == STATE_R1)
664         r_reg_rs1 = r_instr_rsd;
665     else if (r_state == STATE_R2)
666         r_reg_rs1 = r_instr_rsa;
667     else
668         r_reg_rs1 = 3'h0;
669 end
670
671 // cpu state machine
672 always @(posedge clk)
673     if (reset) begin
674         r_pc           <= 0;
675         r_state        <= STATE_IF;
676         r_instr        <= 0;
677         r_mem_scratch_req <= 0;
678         r_instr_rdd    <= 0;
679         r_instr_rda    <= 0;
680     end
681     else begin
682         if (r_state == STATE_IF) begin
683             r_instr <= w_mem_instr_out;
684
685             if (r_pc < (MEM_INSTR_DEPTH-1))
686                 r_pc <= r_pc + 1;
687
688             $display($time, "\t\t%02h: PC: %h", CORE_ID, r_pc);
689             $display($time, "\t\t%02h: INSTR: %h", CORE_ID, w_mem_instr_out);
690
691             r_state <= STATE_R1;
692         end
693         else if (r_state == STATE_R1) begin
694             r_instr_rdd <= r_reg_rd1;
695             r_state <= STATE_R2;
696         end
697         else if (r_state == STATE_R2) begin
698             if (r_instr_has_imm8)
699                 r_instr_rda <= r_instr_imm8;
700             else
701                 r_instr_rda <= r_reg_rd1;
702
703             if (r_instr_has_mem) begin
704                 r_state <= STATE_ME;
705                 // Pulse req
706                 r_mem_scratch_req <= 1;
707             end else
708                 r_state <= STATE_WB;
709         end
710         else if (r_state == STATE_ME) begin
711             // Pulse req
712             r_mem_scratch_req <= 0;
713             // Wait for MMU to finish
714             if (!r_mem_scratch_busy)
715                 r_state <= STATE_WB;
716         end
717         else if (r_state == STATE_WB) begin
718             r_state <= STATE_IF;
719         end
720     end
721 end
722
723 // Instruction ROM
724 (* keep_hierarchy = "yes" *)
725 vmicro16_bram # (
726     .MEM_WIDTH      (16),
727     .MEM_DEPTH      (MEM_INSTR_DEPTH),
728     .CORE_ID        (CORE_ID),
729     .NAME            ("INSTR_MEM")
730 ) mem_instr (
731     .clk             (clk),
732     .reset           (reset),
733     // port 1
734     .mem_addr        (r_pc),
735     .mem_in           (16'h0000),
736     .mem_we           (1'b0), // ROM
737     .mem_out          (w_mem_instr_out)
738 );
739
740 // MMU
741 (* keep_hierarchy = "yes" *)
742 vmicro16_core_mmu # (
743     .MEM_WIDTH      (16),
744     .MEM_DEPTH      (MEM_SCRATCH_DEPTH),
745     .ADDR_TIMO_S    (16'h00),
746     .ADDR_TIMO_E    (16'h3F),
747     .CORE_ID        (CORE_ID)
748 ) mmu (
749     .clk             (clk),
750     .reset           (reset),
751     .req             (r_mem_scratch_req),
752     .busy            (r_mem_scratch_busy),
753     // port 1
754     .mmu_addr        (r_mem_scratch_addr),
755     .mmu_in          (r_mem_scratch_in),
756     .mmu_we          (r_mem_scratch_we),
757     .mmu_out         (r_mem_scratch_out),
758     // APB master to slave
759     .M_PADDR         (w_PADDR),
760     .M_PWRITE        (w_PWRITE),
761     .M_PSELx         (w_PSELx),
762     .M_PENABLE       (w_PENABLE),
763     .M_PWDATA        (w_PWDATA),
764     .M_PRDATA        (w_PRDATA),
765     .M_PREADY        (w_PREADY)
766 );
767
768 // Instruction decoder
769 (* keep_hierarchy = "yes" *)
770 vmicro16_dec dec (
771     // input
772     .instr            (r_instr),
773     // output async
774     .opcode           (),
775     .rd               (r_instr_rsd),
776     .ra               (r_instr_rsa),
777     .imm8             (r_instr_imm8),
778     .imm12            (),

```

```

778     .simm5      (r_instr_simm5),
779     .alu_op     (r_instr_alu_op),
780     .has_imm8   (r_instr_has_imm8),
781     .has_we     (r_instr_has_we),
782     .has_br     (r_instr_has_br),
783     .has_mem    (r_instr_has_mem),
784     .has_mem_we (r_instr_has_mem_we),
785     .halt      ()
786 );
787
788 // Software registers
789 (* keep_hierarchy = "yes" *)
790 vmicro16_regs # (
791     .CORE_ID (CORE_ID)
792 ) regs (
793     .clk      (clk),
794     .reset    (reset),
795     // async port 0
796     .rs1      (r_reg_rs1),
797     .rd1      (r_reg_rd1),
798     // async port 1
799     //.rs2     (),
800     //.rd2     (),
801     // write port
802     .we       (r_reg_we),
803     .ws1      (r_instr_rsd),
804     .wd       (r_reg_wd)
805 );
806
807 // ALU
808 (* keep_hierarchy = "yes" *)
809 vmicro16_alu alu (
810     .op      (r_instr_alu_op),
811     .a       (r_instr_rdd),
812     .b       (r_instr_rda),
813     // async output
814     .c       (r_alu_out)
815 );
816
817 endmodule

```

vmicro16_soc.v

```

1  //
2  //
3
4  `include "vmicro16_soc_config.v"
5
6  (*dont_touch="true"*)
7  (* keep_hierarchy = "yes" *)
8  module vmicro16_soc (
9      input clk,
10     input reset,
11
12     //input  uart_rx,
13     output          uart_tx,
14     output [^APB_GPIO0_PINS-1:0] gpio0,
15     output [^APB_GPIO1_PINS-1:0] gpio1,
16     output [^APB_GPIO2_PINS-1:0] gpio2,
17
18     output reg [7:0]          debug0,
19     output          [7:0]      debug1
20 );
21     initial debug0 = 0;
22     always @(posedge clk)
23         debug0 <= debug0 + 1;
24
25 // Peripherals (master to slave)
26 (*dont_touch="true"*) wire [15:0]          M_PADDR;
27 (*dont_touch="true"*) wire                  M_PWRITE;
28 (*dont_touch="true"*) wire [^SLAVES-1:0]    M_PSELx; // not shared
29 (*dont_touch="true"*) wire                  M_PENABLE;
30 (*dont_touch="true"*) wire [15:0]          M_PWDATA;
31 (*dont_touch="true"*) wire [15:0]          M_PRDATA; // input to intercon
32 (*dont_touch="true"*) wire                  M_PREADY; // input
33
34 // Master apb interfaces
35 (*dont_touch="true"*) wire [^CORES*^APB_WIDTH-1:0] w_PADDR;
36 (*dont_touch="true"*) wire [^CORES-1:0]            w_PWRITE;
37 (*dont_touch="true"*) wire [^CORES-1:0]            w_PSELx;
38 (*dont_touch="true"*) wire [^CORES-1:0]            w_PENABLE;
39 (*dont_touch="true"*) wire [^CORES*^APB_WIDTH-1:0] w_PWDATA;
40 (*dont_touch="true"*) wire [^CORES*^APB_WIDTH-1:0] w_PRDATA;
41 (*dont_touch="true"*) wire [^CORES-1:0]            w_PREADY;
42
43 (*dont_touch="true"*)
44 (* keep_hierarchy = "yes" *)
45 apb_intercon_s # (
46     .MASTER_PORTS (^CORES),
47     .SLAVE_PORTS   (^SLAVES)
48 ) apb (
49     // .clk      (clk),
50     // .reset    (reset),
51     // APB master to slave
52     .S_PADDR    (w_PADDR),
53     .S_PWRITE   (w_PWRITE),
54     .S_PSELx    (w_PSELx),
55     .S_PENABLE  (w_PENABLE),
56     .S_PWDATA   (w_PWDATA),
57     .S_PRDATA   (w_PRDATA),
58     .S_PREADY   (w_PREADY),
59     // shared bus
60     .M_PADDR    (M_PADDR),
61     .M_PWRITE   (M_PWRITE),
62     .M_PSELx    (M_PSELx),
63     .M_PENABLE  (M_PENABLE),
64     .M_PWDATA   (M_PWDATA),
65     .M_PRDATA   (M_PRDATA),
66     .M_PREADY   (M_PREADY)
67 );

```

```

68
69 (*dont_touch="true"*)
70 (* keep_hierarchy = "yes" *)
71 vmicro16_gpio_apb # (
72     .BUS_WIDTH  (`APB_WIDTH),
73     .PORTS      (`APB_GPIO0_PINS)
74 ) gpio0_apb (
75     .clk         (clk),
76     .reset       (reset),
77     // apb slave to master interface
78     .S_PADDR     (M_PADDR),
79     .S_PWRITE    (M_PWRITE),
80     .S_PSELx     (M_PSELx[`APB_PSELX_GPIO0]),
81     .S_PENABLE   (M_PENABLE),
82     .S_PWDATA    (M_PWDATA),
83     .S_PRDATA    (M_PRDATA),
84     .S_PREADY    (M_PREADY),
85     .gpio        (gpio0)
86 );
87
88 // GPIO1 for Seven segment displays (16 pin)
89 (*dont_touch="true"*)
90 (* keep_hierarchy = "yes" *)
91 vmicro16_gpio_apb # (
92     .BUS_WIDTH  (`APB_WIDTH),
93     .PORTS      (`APB_GPIO1_PINS)
94 ) gpio1_apb (
95     .clk         (clk),
96     .reset       (reset),
97     // apb slave to master interface
98     .S_PADDR     (M_PADDR),
99     .S_PWRITE    (M_PWRITE),
100    .S_PSELx     (M_PSELx[`APB_PSELX_GPIO1]),
101    .S_PENABLE   (M_PENABLE),
102    .S_PWDATA    (M_PWDATA),
103    .S_PRDATA    (M_PRDATA),
104    .S_PREADY    (M_PREADY),
105    .gpio        (gpio1)
106 );
107
108 // GPIO2 for Seven segment displays (8 pin)
109 (*dont_touch="true"*)
110 (* keep_hierarchy = "yes" *)
111 vmicro16_gpio_apb # (
112     .BUS_WIDTH  (`APB_WIDTH),
113     .PORTS      (`APB_GPIO2_PINS)
114 ) gpio2_apb (
115     .clk         (clk),
116     .reset       (reset),
117     // apb slave to master interface
118     .S_PADDR     (M_PADDR),
119     .S_PWRITE    (M_PWRITE),
120     .S_PSELx     (M_PSELx[`APB_PSELX_GPIO2]),
121     .S_PENABLE   (M_PENABLE),
122     .S_PWDATA    (M_PWDATA),
123     .S_PRDATA    (M_PRDATA),
124     .S_PREADY    (M_PREADY),
125     .gpio        (gpio2)
126 );
127
128 (*dont_touch="true"*)
129 (* keep_hierarchy = "yes" *)
130 apb_uart_tx_apb_uart_inst (
131     .clk         (clk),
132     .reset       (reset),
133     // apb slave to master interface
134     .S_PADDR     (M_PADDR),
135     .S_PWRITE    (M_PWRITE),
136     .S_PSELx     (M_PSELx[`APB_PSELX_UART0]),
137     .S_PENABLE   (M_PENABLE),
138     .S_PWDATA    (M_PWDATA),
139     .S_PRDATA    (M_PRDATA),
140     .S_PREADY    (M_PREADY),
141     // uart wires
142     .tx_wire     (uart_tx),
143     .rx_wire     (uart_rx)
144 );
145
146 (*dont_touch="true"*)
147 (* keep_hierarchy = "yes" *)
148 vmicro16_regs_apb # (
149     .BUS_WIDTH  (`APB_WIDTH),
150     .CELL_DEPTH (8)
151 ) regs1_apb (
152     .clk         (clk),
153     .reset       (reset),
154     // apb slave to master interface
155     .S_PADDR     (M_PADDR),
156     .S_PWRITE    (M_PWRITE),
157     .S_PSELx     (M_PSELx[`APB_PSELX_REGS0]),
158     .S_PENABLE   (M_PENABLE),
159     .S_PWDATA    (M_PWDATA),
160     .S_PRDATA    (M_PRDATA),
161     .S_PREADY    (M_PREADY)
162 );
163
164 (*dont_touch="true"*)
165 (* keep_hierarchy = "yes" *)
166 vmicro16_bram_apb # (
167     .MEM_WIDTH  (`APB_WIDTH),
168     .MEM_DEPTH  (`APB_BRAMO_CELLS)
169 ) bram_apb (
170     .clk         (clk),
171     .reset       (reset),
172     // apb slave to master interface
173     .S_PADDR     (M_PADDR),
174     .S_PWRITE    (M_PWRITE),
175     .S_PSELx     (M_PSELx[`APB_PSELX_BRAMO]),
176     .S_PENABLE   (M_PENABLE),
177     .S_PWDATA    (M_PWDATA),
178     .S_PRDATA    (M_PRDATA),
179     .S_PREADY    (M_PREADY)
180 );
181
182 genvar i;
183 generate for(i = 0; i < `CORES; i = i + 1) begin : cores

```

```

184      (* keep_hierarchy = "yes" *)
185      vmicro16_core # (
186          .CORE_ID      (i)
187      ) c1 (
188          .clk            (clk),
189          .reset          (reset),
190          .debug_pc       (debug1),
191
192          .w_PADDR        (w_PADDR  [`APB_WIDTH*i +: `APB_WIDTH] ),
193          .w_PWRITE       (w_PWRITE  [i] ),
194          .w_PSELx        (w_PSELx   [i] ),
195          .w_PENABLE      (w_PENABLE [i] ),
196          .w_PWDATA       (w_PWDATA  [`APB_WIDTH*i +: `APB_WIDTH] ),
197          .w_PRDATA       (w_PRDATA  [`APB_WIDTH*i +: `APB_WIDTH] ),
198          .w_PREADY       (w_PREADY  [i] )
199      );
200  end
201  endgenerate
202
203
204  endmodule

```

vmicro16_isa.v

```

1  // Vmicro16 multi-core instruction set
2
3  // TODO: Remove NOP by making a register write/read always 0
4  `define VMICRO16_OP_NOP      5'b000000
5  `define VMICRO16_OP_LW      5'b000001
6  `define VMICRO16_OP_SW      5'b000010
7  `define VMICRO16_OP_BIT     5'b000011
8  `define VMICRO16_OP_BIT_OR  5'b000000
9  `define VMICRO16_OP_BIT_XOR 5'b000001
10 `define VMICRO16_OP_BIT_AND 5'b000010
11 `define VMICRO16_OP_BIT_NOT 5'b000011
12 `define VMICRO16_OP_BIT_LSHFT 5'b001000
13 `define VMICRO16_OP_BIT_RSHFT 5'b001010
14 `define VMICRO16_OP_MOV     5'b001000
15 `define VMICRO16_OP_MOVI    5'b001010
16 `define VMICRO16_OP_MOVI_L  5'b100000
17 `define VMICRO16_OP_ARITH_U  5'b001010
18 `define VMICRO16_OP_ARITH_UADD 5'b111111
19 `define VMICRO16_OP_ARITH_USUB 5'b100000
20 `define VMICRO16_OP_ARITH_UADDI 5'b0????
21 `define VMICRO16_OP_ARITH_S  5'b001011
22 `define VMICRO16_OP_ARITH_SADD 5'b111111
23 `define VMICRO16_OP_ARITH_SSUB 5'b100000
24 `define VMICRO16_OP_ARITH_SSUBI 5'b0????
25 `define VMICRO16_OP_BR      5'b010000
26 // TODO: wasted upper nibble bits in BR
27 `define VMICRO16_OP_BR_U     8'h00
28 `define VMICRO16_OP_BR_E     8'h01
29 `define VMICRO16_OP_BR_NE    8'h02
30 `define VMICRO16_OP_BR_G     8'h03
31 `define VMICRO16_OP_BR_GE    8'h04
32 `define VMICRO16_OP_BR_L     8'h05
33 `define VMICRO16_OP_BR_LE    8'h06
34 `define VMICRO16_OP_BR_S     8'h07
35 `define VMICRO16_OP_BR_NS    8'h08
36 `define VMICRO16_OP_CMP      5'b01001
37 `define VMICRO16_OP_SETC     5'b01010
38 `define VMICRO16_OP_HALT     5'b01011
39
40 // microcode operations
41 `define VMICRO16_ALU_BIT_OR   5'h00
42 `define VMICRO16_ALU_BIT_XOR 5'h01
43 `define VMICRO16_ALU_BIT_AND 5'h02
44 `define VMICRO16_ALU_BIT_NOT 5'h03
45 `define VMICRO16_ALU_BIT_LSHFT 5'h04
46 `define VMICRO16_ALU_BIT_RSHFT 5'h05
47 `define VMICRO16_ALU_LW      5'h06
48 `define VMICRO16_ALU_SW      5'h07
49 `define VMICRO16_ALU_NOP     5'h08
50 `define VMICRO16_ALU_MOV     5'h09
51 `define VMICRO16_ALU_MOVI    5'h0a
52 `define VMICRO16_ALU_MOVI_L  5'h0b
53 `define VMICRO16_ALU_ARITH_UADD 5'h0c
54 `define VMICRO16_ALU_ARITH_USUB 5'h0d
55 `define VMICRO16_ALU_ARITH_SADD 5'h0e
56 `define VMICRO16_ALU_ARITH_SSUB 5'h0f
57 `define VMICRO16_ALU_BR_U     5'h10
58 `define VMICRO16_ALU_BR_E     5'h11
59 `define VMICRO16_ALU_BR_NE    5'h12
60 `define VMICRO16_ALU_BR_G     5'h13
61 `define VMICRO16_ALU_BR_GE    5'h14
62 `define VMICRO16_ALU_BR_L     5'h15
63 `define VMICRO16_ALU_BR_LE    5'h16
64 `define VMICRO16_ALU_BR_S     5'h17
65 `define VMICRO16_ALU_BR_NS    5'h18
66 `define VMICRO16_ALU_CMP      5'h19
67 `define VMICRO16_ALU_SETC     5'h1a
68 `define VMICRO16_ALU_ARITH_UADDI 5'h1b
69 `define VMICRO16_ALU_ARITH_SSUBI 5'h1c
70 `define VMICRO16_ALU_BR      5'h1d
71 `define VMICRO16_ALU_SPARE    5'h1e
72 `define VMICRO16_ALU_BAD      5'h1f

```