# Multi-core RISC Processor Design and Implementation (Rev. 2.02)

ELEC5881M - Final Report

#### Ben David Lancaster

Student ID: 201280376

Submitted in accordance with the requirements for the degree of Master of Science (MSc) in Embedded Systems Engineering

Supervisor: Dr. David Cowell Assessor: Mr David Moore

#### University of Leeds

School of Electrical and Electronic Engineering

August 16, 2019

Word count: 4689

#### Abstract

This interim report details the 4-month progress on a project to design, implement, and verify, a multi-core FPGA RISC processor. The project has been split into two stages: firstly to build a functional single-core RISC processor, and then secondly to add multiprocessor principles and functionality to it.

Current multiprocessor and network-on-chip communication methods have been discussed and how they could be included in this multi-core RISC design. To-date, a 16-bit instruction set architecture has been designed featuring common load/store instructions, comparison, and bitwise operations. A single-core processor has been implemented in Verilog and verified using simulations/test benches running various simple software programs.

Future tasks have been planned and will focus on the second stage of the project. Work will start on designing a loosely coupled multiprocessor communication interface and bringing them to the single-core processor.

## **Revision History**

Date	Version	Changes
10/04/2019	2.02	Update future stages.
05/04/2019	2.01	Fix processor RTL diagram.
04/04/2019	2.00	Initial processor RTL diagram.
01/04/2019	1.00	Initial section outline.

Document revisions.

# Declaration of Academic Integrity

The candidate confirms that the work submitted is his/her own, except where work which has formed part of jointly-authored publications has been included. The contribution of the candidate and the other authors to this work has been explicitly indicated in the report. The candidate confirms that appropriate credit has been given within the report where reference has been made to the work of others.

This copy has been supplied on the understanding that no quotation from the report may be published without proper acknowledgement. The candidate, however, confirms his/her consent to the University of Leeds copying and distributing all or part of this work in any forms and using third parties, who might be outside the University, to monitor breaches of regulations, to verify whether this work contains plagiarised material, and for quality assurance purposes.

The candidate confirms that the details of any mitigating circumstances have been submitted to the Student Support Office at the School of Electronic and Electrical Engineering, at the University of Leeds.

Name: Ben David Lancaster

Date: August 16, 2019

# Table of Contents

1	Inti	roduction	5
	1.1	Why Multi-core?	5
	1.2	Why RISC?	6
	1.3	Why FPGA?	6
2	Bac	ekground	7
	2.1	Amdahl's Law and Parallelism	7
	2.2	Loosely and Tightly Coupled Processors	7
	2.3	Network-on-chip Architectures	8
3	Pro	ject Overview	10
	3.1	Project Deliverables	10
		3.1.1 Core Deliverables (CD)	10
		3.1.2 Extended Deliverables (ED)	11
	3.2	Project Timeline	12
		3.2.1 Project Stages	12
		3.2.2 Project Stage Detail	12
		3.2.3 Timeline	14
	3.3	Resources	14
		3.3.1 Hardware Resources	14
		3.3.2 Software Resources	15
	3.4	Legal and Ethical Considerations	16
4	Inte	erconnect	<b>17</b>
	4.1	Introduction	17
		4.1.1 Comparison of On-chip Buses	17
	4.2	Overview	18
		4.2.1 Design Considerations	19
	4.3	Interfaces	20
		4.3.1 Master to Slave Interface	20
		4.3.2 Multi-master Support	21
	1.1	Further Work	91

References

**66** 

<b>5</b>	Mei	mory Mapping	<b>2</b> 2
	5.1	Introduction	22
	5.2	Address Decoding	22
		5.2.1 Decoder Optimisations	23
	5.3	Memory Map	25
6	Inte	errupts	27
	6.1	Why Interrupts?	27
	6.2	Hardware Implementation	27
		6.2.1 Context Switching	27
	6.3	Software Interface	28
		6.3.1 Interrupt Vector (0x0100-0x0107)	28
		6.3.2 Interrupt Mask (0x0108)	28
		6.3.3 Software Example	29
	6.4	Design Improvements	29
7	Per	ipherals ————————————————————————————————————	<b>3</b> 0
	7.1	Special Registers	30
	7.2	Watchdog Timer	31
	7.3	GPIO Interface	31
	7.4	Timer with Interrupt	31
	7.5	UART Interface	31
8	Syst	tem-on-Chip Layout	32
9	Ana	alysis & Results	33
Aı	ppen	dices	34
$\mathbf{A}$	Con	afiguration Options	34
	A.1	SoC Options	34
	A.2	Core Options	35
	A.3	Peripheral Options	36
В	Cod	le Listing	37
		vmicro16_soc_config.v	37
	B.2	top_ms.v	39
	B.3	vmicro16_soc.v	40
	B.4	vmicro16_periph.v	46
	B.5	vmicro16.v	52
	2.0		J_

## Introduction

1.1	Why Multi-core?	5
1.2	Why RISC?	6
1.3	Why FPGA?	6

This project will detail the design, implementation, and verification, of a new multi-core RISC processor aimed at FPGA devices. This project was chosen due to my interest in processor design, in which I have only previously designed single-core RISC processors and wish to extend this knowledge to gain a basic understanding of multi-core communication, design considerations, and the limitations of parallelism first hand.

I will use this opportunity to further develop my knowledge of FPGA and processor design by implementing, designing, and verifying, a multi-core RISC processor from scratch, including the design of a communication interface between multiple cores.

## 1.1 Why Multi-core?

Moore's Law states that the number of transistors in a chip will double every 2 years []. CPU designers would utilize the additional transistors to add more pipeline stages in the processor to reduce the propagation delay [] which would allow for higher clock frequencies.

The size of transistors have been decreasing [] and today can be manufactured in sub-10 nanometer range. However, the extremely small transistor size increases electrical leakage and other negative effects resulting in unreliability and potential damage to the transistor []. The high transistor count produces large amounts of heat and requires increasing power to supply the chip. These trade-offs are currently managed by reducing the input voltage, utilising complex cooling techniques, and reducing clock frequency. These factors limit the performance of the chip significantly. These are contributing factors to Moore's Law *slowing* down. The capacity limit of the current-generation planar transistors is approaching and so in order for performance increases to continue, other approaches such as alternate transistor technologies like Multigate transistors [1], software and hardware optimisations, and multi-processor architectures are employed.

This report will focus on the latter: to produce a small multi-core processor that can utilise software-based parallelism to gain performance benefits, compared to a larger single-core design.

#### 1.2 Why RISC?

RISC architectures feature simpler and fewer instructions compared to CISC, which emphasises instructions that perform larger tasks. A single CISC instruction might be performed with multiple RISC instructions. Because of the fewer and simpler instructions, RISC machines rely heavily on software optimisations for performance. RISC instruction sets are based on load/store architectures, where most instructions are either register-to-register or memory reading and writing [2]. This constraint greatly reduces complexity.

RISC architectures are easier to design implement, especially for beginners, due to their simpler instructions that share the same pipeline, compared to CISC where there may be different pipeline for each instruction, which would greatly consume FPGA resources.

#### 1.3 Why FPGA?

Field programmable gate arrays (FPGA) are a great choice for prototyping digital logic designs due to their programmable nature and quick development times.

My previous experience with FPGAs in previous projects will reduce risk and learning times and allow for more time to be spent on adding and extending features (discusses further in section 3.1).

FPGAs, however, may not be suitable for prototyping all register-transistor logic (RTL) projects. Larger RTL projects, such as large commercial processors, may greatly exceed the logic cell resources available in today's high-end FPGA devices and may only be prototyped through silicon fabrication, which can be expensive. This resource limitation will not be problem as the project aims to produce a small and minimal design specifically for learning about multi-core architectures.

# Background

2.1	Amdahl's Law and Parallelism	7
2.2	Loosely and Tightly Coupled Processors	7
2.3	Network-on-chip Architectures	8

#### 2.1 Amdahl's Law and Parallelism

In many applications, not restricted to software, there may exists many opportunities for processes or algorithms to be performed in parallel. These algorithms can be split into two parts: a serial part that cannot be parallelsed, and a part that can be parallelsed. Amdahl's Law defines a formula for calculating the maximum speedup of a process with potential parallelism opportunities when ran in parallel with n many processors. Speedup is a term used to describe the potential performance improvements of an algorithm using an enhanced resource (in this case, adding parallel processors) compared to the original algorithm. Amdalh's Law is defined below, where the potential speedup  $S_p$  is dependant on the portion of program that can be parallelised p and the number of processing cores p:

$$S_p = \frac{1}{(1-p) + \frac{p}{n}} \tag{2.1}$$

This formula will be used throughout the project to gauge the the performance of the multi-core design running various software algorithms.

## 2.2 Loosely and Tightly Coupled Processors

Multiprocessor systems can be generalised into two architectures: loosely and tightly coupled, and each architecture has advantages and disadvantages. In loosely coupled systems, each processing node is self-contained – each node has it's own dedicated memory and IO modules. Communication between nodes is performed over a *Message Transfer System (MTS)* [3] in a master-slave control architecture.

Scalability in loosely coupled systems is generally easier to implement as each node can simply be appended to the shared MTS interface without large modifications to the rest of the system. Scalability is an important concern in this project as I wish to test the developed solution with a range of processing nodes.

As loosely coupled system's nodes feature there own memory and IO modules, they generally perform better in cases where interaction between nodes is not prominent – each node can store a separate part of the software program in it's memory module allowing simultaneous executing of the program.

In scenarios where inter-node communication is prominent however, access to the MTS interface must be scheduled to avoid access conflicts which introduces delays and idle times in the software programs execution, resulting in lower throughput. Figure 2.1 shows a general layout of a loosely coupled multiprocessor system.

Tightly coupled systems feature processing nodes that do not have their own dedicated memory or IO modules – each node is directly connected to a shared memory module using a dedicated port. In scenarios where inter-node communication is prominent, tightly coupled systems are generally better suited as nodes are directly connected to a shared memory and do not need to wait to use a shared bus.




Figure 2.1: A loosely coupled multiprocessor system. Each node features it's own memory and IO modules and uses a Message Transfer System to perform internode communication. Image source: [3].

Figure 2.2: A tightly coupled multiprocessor system. Nodes are directly connected to memory and IO modules. Image source: [3].

This project will utilise a loosely coupled architecture due to it's easier scalability implementation and my previous experience with the design of single-core processors. Although it will require a scheduler to access the MTS, the experience and knowledge gained from this task will be greatly beneficial for future projects.

## 2.3 Network-on-chip Architectures

Network-on-chip (NoC) architectures implement on-chip communication mechanisms that are based on network communication principles, such as routing, switching, and massive scalability [4]. NoC's can generally support hundreds to millions of processing cores. Figure 2.3 shows an example 16-core network-on-chip architecture. NoC's can scale to very large sizes while not sacrificing performance because each processor core is able to drive the network rather than needing to wait for a shared bus to become free before doing so.

The greater the number of cores in a network-on-chip design, the greater quality of service (QoS) problems arise. As such, network-on-chip architectures suffer the same problems as networks, such as fairness and throughput [5].




Figure 2.3: A multiprocessor network-on-chip architecture with 16 processing nodes. Nodes are connected in a grid formation with routers and links. Image source: [6].

# **Project Overview**

3.1	Projec	ct Deliverables	10
	3.1.1	Core Deliverables (CD)	10
	3.1.2	Extended Deliverables (ED)	11
3.2	Projec	et Timeline	12
	3.2.1	Project Stages	12
	3.2.2	Project Stage Detail	12
	3.2.3	Timeline	14
3.3	Resou	rces	14
	3.3.1	Hardware Resources	14
	3.3.2	Software Resources	15
3.4	Legal	and Ethical Considerations	16

This chapter discusses the the project's requirements, goals, and structure.

#### 3.1 Project Deliverables

The project's deliverables are split into two sections: core deliverables (CD) – each deliverable must be satisfied for the project to be a minimum viable product (MVP), and extended deliverables (ED) – deliverables that are not required for a MVP – features that only improve upon an existing feature.

#### 3.1.1 Core Deliverables (CD)

The project's core deliverables are described below.

#### CD1 Design a compact 16-bit RISC instruction set architecture.

The instruction set will be the primary interface to control the processor from software. An instruction set will be required to implement the custom multi-core communication interface.

It was decided to design a new instruction set rather than to extend an existing architecture as this will increase my knowledge of the constraints to consider when designing instruction sets and processors.

#### CD2 Design and implement a Verilog RISC core that implements the ISA in CD1.

The Verilog RISC core will be able to run software program written for the instruction set architecture.

# CD3 Design and implement an on-chip interconnect for multi-core processing (2 to 32 cores) using the RISC core from CD2.

The interconnect will be a chief requirement to enable multi-core communication. The interconnect should support up to 32 cores, however FPGA implementation constraints may limit this due to limited resources.

The interconnect will control communication between the cores to enable software parallelism.

# CD4 Analyse performance of serial and parallel software algorithms, such as parallel DFT, on the processor.

To evaluate the effectiveness of the developed solution, a serial and parallel implementation of a simple computing algorithm (parallel reduction, sorting) will be ran on the processor and it's performance analysed. Effectiveness will be rated on total algorithm run-time and the speed-up gained by adding more cores.

# CD5 Allow the RISC core to be easily compiled to multiple FPGA vendors (Xilinx, Altera).

The developed solution should be generic and portable to allow it to be used across a wide-range of FPGA vendors and devices.

Verilog is a generic implementation-independent hardware-description language and so designing implementation specific modules is recommended.

A key consideration for this requirement is to consider the varying hard IP provided by the FPGA vendors (such as BRAM, ethernet, and PCIe [7, 8]). To overcome this problem, the developed Verilog code will conditionally compile where vendor specific requirements are present.

#### 3.1.2 Extended Deliverables (ED)

The project's extended deliverables are described below.

- **ED1** Design a RISC core with an instructions-per-clock (IPC) rating of at least 1.0 (a single-cycle CPU).
- **ED2** Design a RISC core with a pipe-lined data path to increase the design's clock speed.
- **ED3** Design a scalable multi-core interconnect supporting arbitrary (more than 32) RISC core instances (manycore) using Network-on-Chip (NoC) architecture.
- **ED4** Design a compiler-backend for the PRCO304 [9] compiler to support the ISA from 1 CD1. This will make it easier to build complex multi-core software for the processor.
- **ED5** The RISC core can communicate to peripherals via a memory-mapped addresses using the Wishbone bus.

- **ED6** Implement various memory-mapped peripherals such as UART, GPIO, LCD, to aid visual representation of the processor during the demonstration viva.
- **ED7** Store instruction memory in SPI flash.
- ED8 Reprogram instruction memory at runtime from host computer.
- ED9 Processor external debugger using host-processor link.

#### 3.2 Project Timeline

#### 3.2.1 Project Stages

The project is split up into many stages to aid planning and management of the project. There are 8 unique stage areas: 1. Inital project conception; 2 Basic RISC core development; 3. Extended RISC core development; 4. Multi-core development; 5. Processor quality-of-life (QoL) improvements; 6. Compiler development; 7. Demo preparation, and 8. Final report.

The project stages are shown in Table 3.1.

#### 3.2.2 Project Stage Detail

#### Stages 1.0 through 1.2 - Research and Project Conception

These stages cover initial research of existing problems and solutions in the multiprocessor area. The instruction set architecture is also proposed that later stages will implement.

#### Stages 2.1 through 2.3 – Processor module Design, Implementation, and Integration

These stages cover the design, implementation, and integration of key processor core modules such as the instruction decoder, register sets and local memory. Integration of all the modules is a challenging task because some modules have both asynchronous and synchronous signals that need to be timed correctly in order for other modules to receive valid data. An example of this is the register set which has asynchronous read ports that are later clocked in the instruction decode stage.

#### Stages 3.1 through 3.4 - Advanced Processor Implementation

These stages add advanced features to the processor to provide a more functional product. Although these stages are classified as extended, their technical requirement to design and implement is not great and so are have time allocations in the project schedule. The extended features that these stages introduce are: pipelined processor stages – to drastically increase processor performance; provide a memory-mapped peripheral interface through the MMU; provide a Wishbone master interface to the MMU – allowing external peripherals such as GPIO and LCD displays to be utilised in a modular fashion; and to implement a cache memory for each processor core.

Stage	Title	Start Date	Days	Core	Applicable Deliverables
1.0	Research	Feb 04	7	x	
1.1	Requirement gathering/review	Feb 11	14	х	
1.1	Processor specification, architecture, ISA	Feb 18	100	х	CD1
1.2	Stage/Time Allocation Planning	Feb 25	7	x	
2.1	Decoder, Register Set, impl & integration	Feb 25	14	x	CD2
2.2	Register set impl & integration	Mar 04	14	x	CD2
2.3	Local memory impl & integration	Mar 11	14	х	CD2
3.1	Memory mapped register layout & impl	Apr 01	21		ED5
3.2	Wishbone peripheral bus connected to MMU	Apr 08	21		ED5
3.3	Pipelined implementation and verification	Apr 15	21		ED2
3.4	Cache memory design & impl	Apr 22	28		ED2
4.1	Multi-core communication interface	TBD	TBD	x	CD3
4.2	Shared-memory controller	TBD	TBD	x	CD3
4.3	Scalable multi-core interface (10s of cores)	TBD	TBD	x	CD3
4.4	Multi-core example program (reduction)	TBD	TBD	x	CD4
5.1	SPI-FPGA interface for OTG programming	TBD	TBD		ED7
5.2	FPGA-PC interfacing	TBD	TBD		ED9
5.3	FPGA-PC debugging (instruction breakpoints)	TBD	TBD		ED9
6.1	Compiler backend for vmicro16	TBD	TBD		ED4
6.2	Compiler support for multi-core codegen	TBD	TBD		ED4
7.1	Wishbone peripherals for demo	TBD	TBD	X	CD4
8.1	Final Report	TBD	TBD	x	

Table 3.1: Project stages throughout the life cycle of the project.

#### Stages 4.1 through 4.4 – Multiprocessor Functionality

These stages are dedicated to adding multiprocessor functionality using a loosely coupled architecture to the processor.

#### Stages 5.1 through 5.3 – Debugging Features

These stages cover debugging features and are classified as extended due to the large development time required to implement them as well as not being related to multiprocessor systems.

#### Stages 6.1 through 6.2 - Compiler Backends

These stages cover the implementation of a compiler backend to ease software writing and programming of the processor.

#### Stage 7.1 – Wishbone Peripherals

Additional Wishbone peripherals, such as SPI and timers will be added to produce a more useful multiprocessor system.

#### Stage 8.1 – Final Report

This stage is dedicated to the final report write-up. It is expected to be an iterative task that is active throughout the lifespan of the project.

#### 3.2.3 Timeline

The project stages from Table 3.1 are displayed below in a Gantt chart.




Figure 3.1: Project stages in a Gantt chart.

#### 3.3 Resources

This section describes the hardware and software resources required to fulfil the project.

#### 3.3.1 Hardware Resources

Core deliverable CD5 requires the designed RISC core to be implemented and demonstrated on multiple FPGA devices. Although my design should synthesise for physical IC implementation, due to high costs and lengthy production times, it is not a primary development target. Due to having past experience with Xilinx FPGAs from my placement work and experience with Altera

from university modules it was decided to target the Xilinx Spartan 6 XC6SLX9 and the Altera Cyclone V.

#### Terasic DE1-SoC Development Board

The Terasic DE1-SoC development board features a large Cyclone V FPGA and many peripherals, such as seven-segment displays, 64 MB SDRAM, ADCs, and buttons and switches, which will aid demonstration of the project. The development board is available through the university so the cost is negligible. Figure 3.2 shows the peripherals (green) available to the FPGA.




Figure 3.2: Terasic DE1-SoC development board featuring the Altera Cyclone V FPGA and many peripherals. Image source: [10].

#### Minispartan 6+ FPGA Development Board

The Minispartan 6+ is a hobbyist FGPA development board with fewer peripherals than the DE1-SoC. The board features a Xilinx Spartan 6 XC6LX9 which has far fewer resources than the DE1-SoC's Cyclone V however it's simplicity and my familiarity with Xilinx's software suite will speed up development. The development board is shown in Figure 3.3.

#### 3.3.2 Software Resources

#### Intel Quartus

Intel Quartus Prime is a paid-for SoC, CPLD, and FPGA software suite targeting Intel's Stratix, Arria, and Cyclone based FPGAs. The university provides student licences which will be used via VPN.

#### Xilinx ISE Webpack

Xilinx ISE Webkpack is Xilinx's free software suite for FPGA development for Spartan 6 based FPGAs. Due to ISE's intuitive and fast work flow, most of the initial simulation and verification processes will be performed using ISE. This will greatly improve development times.




Figure 3.3: Minispartan-6+ development board featuring the Xilinx Spartan 6 XC6SLX9. Note that the XC6SLX9 and XC6SLX25 FPGAs share the same board. Image source: [11].

#### Verilator

Verilator is an open-source Verilog to C++ transpiler which provides a C++ interface to simulate Verilog modules and read/write values similar to a test bench. Verilator will be used for specific modules within the RISC core such as the ALU and decoder as Verilator is useful when performing exhaustive verification.

#### 3.4 Legal and Ethical Considerations

The RISC core is designed to be used as an academic research and educational tool to aid learning and understanding of RISC and multi-core machines. It should not be use for roles where mission critical or safety is a factor.

The processor does not provide any memory protection features and any software running on the processor has full access to all memory.

The processor does not store/track/predict software instructions. The processor uses pipelining techniques to improve performance which results in future instructions entering the pipeline even if the software's logical sequence does not include these instructions. This could result in security vulnerabilities similar to Intel's Spectre vulnerability [12].

## Interconnect

4.1	Introduction	7
	4.1.1 Comparison of On-chip Buses	7
4.2	Overview	8
	4.2.1 Design Considerations	9
4.3	Interfaces	0
	4.3.1 Master to Slave Interface	0
	4.3.2 Multi-master Support	1
4.4	Further Work	1

#### 4.1 Introduction

The Vmicro16 processor needs to communicate with multiple peripheral modules (such as UART, timers, GPIO, and more) to provide useful functionality for the end user.

Previous peripheral interface designs of mine have been directly connected to a main driver with unique inputs and outputs that the peripheral required. For example, a timer peripheral would have dedicated wires for it's load and prescaler values, wires for enabling and resetting, and wires for reading. A memory peripheral would have wires for it's address, read and write data, and a write enable signal. This resulted in each peripheral having a unique interface and unique logic for driving the peripheral, which consumed significant amounts of limited FPGA resources.

It can be seen that many of the peripherals need similar inputs and outputs (for example read and write data signals, write enables, and addresses), and because of this, a standard interface can be used to interface with each peripheral. Using a standard interface can reduce logic requirements as each peripheral can be driven by a single driver.

#### 4.1.1 Comparison of On-chip Buses

The choice of on-chip interconnect has changed multiple times over the life-cycle of this project, primary due to ease of implementation and resource requirements.

Originally, it was planned to use the Wishbone bus [? ] due to it's popularity within open-source FPGA modules and good quality documentation.

Late in the project, it was decided to use the AMBA APB protocol [?] as it is more commonly used in large commercial designs and understanding how the interface worked would better benefit myself. APB describes an intuitive and easy to implement 2-state interface.




Figure 4.1: Waveform showing an APB read transaction.

#### 4.2 Overview

The system-on-chip design is split into 3 main parts: peripheral interconnect (red), CPU array (gray), and the instruction memory interconnect (green).

A block diagram of this project is shown in Figure 4.2




Figure 4.2: Block diagram of the Vmicro16 system-on-chip.

#### 4.2.1 Design Considerations

There are several design issues to consider for this project. These are listed below:

#### • Design size limitations

The target devices for this project are small to medium sized FPGAs (featuring approximately 10,000 to 30,000 logic cells). Because of this, it is important to use a bus interconnect that has a small logic footprint yet is able to scale reasonably well.


#### • Ease of implementation

The interconnect and any peripherals should be easy to implement within a reasonable time.

#### • Scalable

The interconnect should allow for easy scalability of master and slave interfaces with minimal code changes.

## 4.3 Interfaces



#### 4.3.1 Master to Slave Interface

20 19 18 17 16	15 0	
E COREJD	Address	PADDR[20:0]
	Write data	PWDATA[15:0]
	Read Data	PRDATA[15:0]
	ME .	PWRITE[0:0]
	E	PENABLE[0:0]

#### 4.3.2 Multi-master Support

#### **Design Goals**

DG1. Foo Bing




Figure 4.3: Foo

```
input
           [MASTER_PORTS*BUS_WIDTH-1:0] S_PADDR,
           [MASTER_PORTS-1:0]
                                          S_PWRITE,
input
input
           [MASTER_PORTS-1:0]
                                          S_PSELx,
input
           [MASTER_PORTS-1:0]
                                          S_PENABLE,
           [MASTER_PORTS*DATA_WIDTH-1:0] S_PWDATA,
input
output reg [MASTER_PORTS*DATA_WIDTH-1:0] S_PRDATA,
output reg [MASTER_PORTS-1:0]
                                          S_PREADY,
```

Figure 4.4: Variable size inputs and outputs to the interconnect.

83	62	41	20 0	
Core $N$ -1	• • •	Core 1	Core 0	

#### 4.4 Further Work

The submitted design is acceptable for a multi-core system as it fulfils the following requirements:

- Support an arbitrary number of peripherals.
- Supports memory-mapped address decoding.
- Supports multiple master interfaces.

## **Memory Mapping**

5.1	Introduction	22
5.2	Address Decoding	22
	5.2.1 Decoder Optimisations	23
5.3	Memory Map	25

The Vmicro16 processor uses a memory-mapping scheme to communicate with peripherals and other cores. This chapter describes the design decisions and implementation of the memory-map used in this project.

#### 5.1 Introduction

Memory mapping is a common technique used by CPUs, micro-controllers, and other system-on-chip devices, that enables peripherals and other devices to be accessed via a memory address on a common bus. In a processor use-case, this allows for the reuse of existing instructions (commonly memory load/store instructions) to communicate with external peripherals with little additional logic.

#### 5.2 Address Decoding

An address decoder is used to determine the peripheral that the address is requesting. The address decoder module, addr\_dec in apb\_intercon.v, takes the 16-bit PADDR from the active APB interface and checks for set bits to determine which peripheral to select. The decoder outputs a chip enable signal PSEL for the selected peripheral. For example, if bit 12 is set in PADDR then the shared memory peripheral's PSEL is set high and others to low. A schematic for the decoder is shown in Figure 5.1.




Figure 5.1: Schematic showing the address decoder (addr\_dec) accepting the active PADDR signal and outputting PSEL chip enable signals to each peripheral.

#### 5.2.1 Decoder Optimisations

Performing a 16-bit equality comparison of the PADDR signal against each peripheral memory address consumes a significant amount of logic. Depending on the synthesis tools and FPGA features, a 16-bit comparator might require a fixed 16-bit value input to compare against (where the 0s are inverted) and a wide-AND to reduce and compare [13, 15]. An example 4-bit comparator is shown below in Figure 5.2.




Figure 5.2: Example 4-bit binary comparator which compares the bits (a, b, c, d) to the constant value 1010. The 0s of the constant are inverted and then all are passed to a wide-AND.

As we are targeting FPGAs, which use LUTs to implement combinatorial logic, we can conveniently utilise Verilog's == operator on fairly large operands without worrying about consuming too many resources. The targeted FPGA devices in this project, the Cyclone V and Spartan 6, feature 6-input LUTs which allow 64 different configurations. Knowing this, we can design the address decoder to utilise the FPGA's LUTs more effectively and reduce it's footprint significantly.

We can use part of the PADDR signal as a chip select and the other bits as sub-addresses to interface with the peripheral. The addressing bits are passed into the FPGA's 6-input LUTs which are programmed (via the bitstream) to output 1 or 0 depending on the address. Figure 5.3 below shows a LUT based approach to address decoding which will utilise approximately 3 ALM modules (including error detection). This method of comparison (LUT based) is utilised

in the addr\_dec module in apb\_intercon.v.




Figure 5.3: Bits [7:3] of an 8-bit PADDR signal are used as inputs to 5-bit LUTs to generate a PSEL signal. In addition, a default error case is shown allowing the address decoder to detect incorrect PADDR values (e.g. if no PSEL signals are generated).

The address decoding methods discussed above are examples of *full-address* decoding, where each bit (whether required or not) is compared. It is possible to further reduce the required logic by utilising *partial-address* decoding [14]. Partial-address decoding can reduce logic requirements by not using all bits. For example, if bits in address 0x0100 do not conflict with bits in other addresses (i.e. bit 8 is high in more than 1 address), then the address decoder needs only concern bit 8, not the other bits. This is visualised in Figure 5.4 below. This method is utilised in the MMU's address decoder (module vmicro16\_mmu in vmicro16.v:181). As this is an optimisation per core, significant resources can be saved when a large number of cores are used.




Figure 5.4: Partial address decoding used by the Vmicro16 SoC design. Each peripheral shown only needs to decode a signal bit to determine if it is enabled.

### 5.3 Memory Map

The system-on-chip's memory map is shown below in Figure 5.5. The addresses for each peripheral have been carefully chosen for both:

- Easy software access creating addresses via software requires few instructions (normally one to four MOVI and LSHIFT instructions to address 0x0000 to 0xffff), which increases software performance.
- and Reducing address decoding logic most addresses can be decoded using partial decoding techniques.




Figure 5.5: Memory map showing addresses of various memory sections.

## Interrupts

6.1	Why I	${\it nterrupts}$ ?
6.2	Hardw	are Implementation
	6.2.1	Context Switching
6.3	Softwa	re Interface
	6.3.1	Interrupt Vector $(0x0100-0x0107)$
	6.3.2	Interrupt Mask (0x0108)
	6.3.3	Software Example
6.4	Design	Improvements

This section describes the design, considerations, and implementation, of interrupt functionality within the Vmicro16 processor.

## 6.1 Why Interrupts?

Interrupts are used to enable asynchronous behaviour within a processor.

Interrupts are commonly used to signal actions from asynchronous sources, for example an input button or from a UART receiver signalling that data has been received.

## 6.2 Hardware Implementation

#### 6.2.1 Context Switching

When acting upon an incoming interrupt the current state the processor must be saved so that changes from the interrupt handler, such as register writes and branches, do not affect the current state. After the interrupt handler function signals it has finished (by using the *Interrupt Return* intr instruction) the saved state is restored. In the case of the Vmicro16 processor, the program counter r\_pc[15:0] and register set regs instance are the only states that are saved. Going forth, the terms *normal mode* and *interrupt mode* are used to describe what registers the processor should use when executing instructions.

When saving the state, to avoid clocking 128 bits (8 registers of 16 bits) into another register (which would increase timing delays and logic elements), a dedicated register set for the interrupt mode (regs\_isr) is multiplexed with the normal mode register set (regs). Then depending on

the mode (identified by the register regs\_use\_int) the processor can easily switch between the two large states without significantly affecting timing.

The timing diagram in Figure 6.1 visually describes this process.



Figure 6.1: Time diagram showing the TIMR0 peripheral emitting a 1us periodic interrupt signal (out) to the processor. The processor acknowledges the interrupt (int\_pending\_ack) and enters the interrupt mode (regs\_use\_int) for a period of time. When the interrupt handler reaches the Interrupt Return instruction (indicated by w\_intr) the processor returns to normal mode and restores the normal state.

#### 6.3 Software Interface

To enable software to




Figure 6.2: The interrupt vector consists of eight 16-bit values that point to memory addresses of the instruction memory to jump to.

#### 6.3.1 Interrupt Vector (0x0100-0x0107)

The interrupt vector is a per-core register that is used to store the addresses of interrupt handlers. An interrupt handler is simply a software function residing in instruction memory that is branched to when a particular interrupt is received.

#### 6.3.2 Interrupt Mask (0x0108)

The interrupt mask is a per-core register that is used to mask/listen specific interrupt sources. This enables processing cores to individually select which interrupts they respond to. This allows for multi-processor designs where each core can be used for a particular interrupt source,




Figure 6.3: Interrupt Mask register (0x0108). Each bit corresponds to an interrupt source. 1 signifies the interrupt is enabled for/visible to the core. Bits [7:2] are left to the designer to assign.

improving the time response to the interrupt for time critical programs. The Interrupt Mask register is an 8-bit read/write register where each bit corresponds to a particular interrupt source and each bit corresponds with the interrupt handler in the interrupt vector.

#### 6.3.3 Software Example

To better understand the usage of the described interrupt registers, a simple software program is described below. The following software program produces a simple and power efficient routine to initialise the interrupt vector and interrupt mask.

```
/// Set interrupt vector at 0x100
// Move address of isr0 function to vector[0]
2
3
                  r0, isr0
4
         // create 0x100 value by left shifting 1 8 bits
5
                  r1, #0x1
         movi
6
                  r2, #0x8
         movi
7
8
         lshft
                  r1, r2
         // write\ isr0\ address\ to\ vector[0]
9
10
                  r0, r1
11
         // enable all interrupts by writing OxOf to Ox108
12
                  r0, #0x0f
13
         movi
                  r0, r1 + #0x8
         SW
14
                                   // enter low power idle state
         halt
15
16
17
    isr0:
                                   // arbitrary name
                  r0, #0xff
18
         movi
                                      do something
19
                                      return from interrupt
```

A more complex example software program utilising interrupts and the TIMR0 interrupt is described in section ??.

## 6.4 Design Improvements

The hardware and software interrupt design have changed throughout the projects cycle. In initial versions of the interrupt implementation, the software program, while waiting for an interrupt, would be in a tight infinite loop (branching to the same instruction). This resulted in the processor using all pipeline stages during this time. The pipeline stages produce many logic transitions and memory fetches which raise power consumption and temperatures. This is quite noticeable especially when running on the Spartan-6 LX9 FPGA.

To improve this, it was decided to implement a new state within the processor's state machine that, when entered, did not produce high frequency logic transitions or memory fetches. The HALT instruction was modified to enter this state and the only way to leave is from an interrupt or top-level reset. This removes the need for a software infinite loop that produces high frequency logic transitions (decoding, ALU, register reads, etc.) and memory fetches.

# Peripherals

7.1	Special Registers	30
7.2	Watchdog Timer	31
7.3	GPIO Interface	31
7.4	Timer with Interrupt	31
7.5	UART Interface	31

To provide user's with useful functionality, common system-on-chip peripherals were created. This section describes each peripheral and it's design decisions.

#### 7.1 Special Registers

From the software perspective, it is important for both the developer and software algorithms to know the target system's architecture to better utilise the resources available to them. Software written for one architecture with N cores must also run on an architecture with M cores. To enable such portability, the software must query the system for information such as: number of processor cores and the current core identifier. Without this information, the developer would be required to produce software for each individual architecture (e.g. an Intel i5 with 4 cores or an Intel i7 with 8 cores, or an NVIDIA GTX 970 with.





Figure 7.1: Vmicro16 Special Registers layout (0x0080 - 0x008F).

#### 7.2 Watchdog Timer


In any multi-threaded system there exists the possibility for a deadlock – a state where all threads are in a waiting state – and algorithm execution is forever blocked. This can occur either by poor software programming or incorrect thread arbitration by the processor. A common method of detecting a deadlock is to make each thread signal that it is not blocked by resetting a countdown timer. If the countdown timer is not reset, it will eventually reach zero and it is assumed that all threads are blocked as none have reset the countdown.

In this system-on-chip design, software can reset the watchdog timer by writing any 16-bit value to the address 0x00B8.


This peripheral is optional and can be enabled using the configuration parameters described in Configuration Options.




#### 7.3 GPIO Interface



#### 7.4 Timer with Interrupt



#### 7.5 UART Interface



# System-on-Chip Layout

The Vmicro16 processor uses




Figure 8.1: •

# Analysis & Results

# Appendix A

# **Configuration Options**

A.1	SoC Options	34
A.2	Core Options	35
A.3	Peripheral Options	36

The following configuration options are defined in vmicro16\_soc\_config.v.

## A.1 SoC Options

Default	Purpose
4	Number of CPU cores in the SoC
7	Number of peripherals
	Enable watchdog module to detect deadlocks and infinite loops

Table A.1: SoC Configuration Options

# A.2 Core Options

Macro	Default	Purpose
DATA_WIDTH	16	Width of CPU registers in bits
DEF_CORE_HAS_INSTR_MEM	//	Enable a per core instruction memory cache
DEF_MEM_INSTR_DEPTH	64	Instruction memory cache per core
DEF_MEM_SCRATCH_DEPTH	64	RW RAM per core
DEF_ALU_HW_MULT	1	Enable/disable HW multiply (1 clock)
FIX_T3	//	Enable a T3 state for the APB transaction
$DEF\_GLOBAL\_RESET$	//	Enable synchronous reset logic
DEF_USE_REPROG	//	Programme instruction memory via UART0. Requires DEF_GLOBAL_RESET

Table A.2: Core Options

# A.3 Peripheral Options

Macro	Default	Purpose
APB_WIDTH		AMBA APB PADDR signal width
APB_PSELX_GPIO0	0	GPIO0 index
APB_PSELX_UART0	1	UART0 index
APB_PSELX_REGS0	2	REGS0 index
APB_PSELX_BRAM0	3	BRAM0 index
APB_PSELX_GPIO1	4	GPIO1 index
APB_PSELX_GPIO2	5	GPIO2 index
APB_PSELX_TIMR0	6	TIMR0 index
APB_BRAM0_CELLS	4096	Shared memory words
$DEF\_MMU\_TIM0\_S$	16'h0000	Per core scratch memory start/end address
DEF_MMU_TIM0_E	16'h007F	,,
DEF_MMU_SREG_S	16'h0080	Per core special registers start/end address
DEF_MMU_SREG_E	16'h008F	"
DEF_MMU_GPIO0_S	16'h0090	Shared GPIOn start/end address
DEF_MMU_GPIO0_E	16'h0090	"
DEF_MMU_GPIO1_S	16'h0091	,,
DEF_MMU_GPIO1_E	16'h0091	,,
DEF_MMU_GPIO2_S	16'h0092	,,
DEF_MMU_GPIO2_E	16'h0092	,,
DEF_MMU_UART0_S	16'h00A0	Shared UART start/end address
DEF_MMU_UART0_E	16'h00A1	"
DEF_MMU_REGS0_S	16'h00B0	Shared registers start/end address
DEF_MMU_REGS0_E	16'h00B7	"
DEF_MMU_BRAM0_S	16'h1000	Shared memory with global monitor start/end address
DEF_MMU_BRAM0_E	16'h1FFF	"
$DEF\_MMU\_TIMR0\_S$	16'h0200	Shared timer peripheral start/end address
DEF_MMU_TIMR0_E	16'h0202	"

Table A.3: Peripheral Options

### Appendix B

# Code Listing

B.1	vmicro16_soc_config.v
B.2	sop_ms.v
B.3	vmicro16_soc.v
B.4	vmicro $16$ -periph. $v$
B.5	vmicro16.v

### B.1 vmicro16\_soc\_config.v

Configuration file for configuring the vmicro16\_soc.v and vmicro16.v features.

```
// Configuration defines for the vmicro16_soc and vmicro16 cpu.
     `ifndef VMICRO16_SOC_CONFIG_H
`define VMICRO16_SOC_CONFIG_H
     `include "clog2.v"
     `define FORMAL
     `define CORES
     `define SLAVES
12
     13
     16
19
     // Top level data width for registers, memory cells, bus widths `define DATA_WIDTH 16
21
22
     // Set this to use a workaround for the MMU's APB T2 clock //`define FIX_T3
25
     // Instruction memory (read only)
// Must be large enough to support software program.
ifdef DEF_CORE_HAS_INSTR_MEM
// 64 16-bit words per core
define DEF_MEM_INSTR_DEPTH 64
29
31
           // 4096 16-bit words global
`<mark>define DEF_MEM_INSTR_DEPTH 4096</mark>
32
33
     `endif
35
     // Scratch memory (read/write) on each core.
// See `DEF_MMU_TIMO_* defines for info.
`define DEF_MEM_SCRATCH_DEPTH 64
36
39
     // Enables hardware multiplier and mult rr instruction
      define DEF_ALU_HW_MULT 1
41
42
     // Enables global reset (requires more luts)
//`define DEF_GLOBAL_RESET
     // Enable a watch dog timer to reset the soc if threadlocked
```

```
47
       //`define DEF_USE_WATCHDOG
 48
       // Enables instruction memory programming via UARTO // define \it DEF\_USE\_REPROG
 49
 51
       `ifdef DEF_USE_REPROG
 52
              ifndef DEF_GLOBAL_RESET
 53
 54
            `error_DEF_USE_REPROG_requires_DEF_GLOBAL_RESET `endif
 55
        `endif
 56
 57
        58
       59
 60
 61
 62
 63
        `define APB_PSELX_GPI00 0
       define APB_PSELX_UARTO 1
define APB_PSELX_REGSO 2
define APB_PSELX_BRAMO 3
 64
 65
 66
 67
        `define APB_PSELX_GPI01
        `define APB_PSELX_GPI02 5
`define APB_PSELX_TIMR0 6
 68
 69
       `define APB_PSELX_WD0G0 7
 71
       `define APB_GPIOO_PINS 8
 72
       `define APB_GPIO1_PINS 16
`define APB_GPIO2_PINS 8
 73
 74
 75
       // Shared memory words `define APB_BRAMO_CELLS 4096
 76
 78
          79
       81
 82
       // TIMO
// Number of scratch memory cells per core
'define DEF_MMU_TIMO_CELLS 64
'define DEF_MMU_TIMO_S 16'h0000
'define DEF_MMU_TIMO_E 16'h007F
 84
 85
 87
       // SREG
       `define DEF_MMU_SREG_S
`define DEF_MMU_SREG_E
                                               16'h0080
 88
                                               16'h008F
 89
       // GPI00
 90
       `define DEF_MMU_GPIOO_S
`define DEF_MMU_GPIOO_E
                                               16'h0090
 91
                                               16'h0090
 92
       // GPI01
       `define DEF_MMU_GPI01_S
`define DEF_MMU_GPI01_E
                                               16'h0091
 94
                                               16'h0091
 95
       // GPI02
       `define DEF_MMU_GPIO2_S
`define DEF_MMU_GPIO2_E
                                               16'h0092
 97
                                               16'h0092
 98
       // UARTO
 99
       `define DEF_MMU_UARTO_S
`define DEF_MMU_UARTO_E
100
                                               16'h.00A0
                                               16'h00A1
101
       // REGSO
102
       `define DEF_MMU_REGSO_S
`define DEF_MMU_REGSO_E
// WDOGO
103
                                               16'h00B0
                                               16'h00B7
104
105
       `define DEF_MMU_WDOGO_S
`define DEF_MMU_WDOGO_E
// BRAMO
106
                                               16'h00B8
                                               16'h00B8
107
108
109
         define DEF_MMU_BRAMO_S
       define DEF_MMU_BRAMO_E
// TIMRO
110
                                               16'h1fff
111
       `define DEF_MMU_TIMRO_S
`define DEF_MMU_TIMRO_E
                                               16'h0200
112
                                               16'h0202
113
114
       115
       116
117
       // Enable/disable interrupts
// Disabling will free up resources for other features
define DEF_ENABLE_INT
// Number of interrupt in signals
define DEF_NUM_INT
// Default interrupt bitmask (0 = hidden, 1 = enabled)
define DEF_INT_MASK
0
// Bit position of the TIMRO interrupt signal
define DEF_INT_TIMRO
// Interrupt vector memory location
define DEF_MMU_INTSV_S
16'h0100
define DEF_MMU_INTSV_E
16'h0107
// Interrupt vector memory location
118
119
120
121
122
123
124
125
127
128
       // Interrupt vector memory location define DEF_MMU_INTSM_S 16'h0108 define DEF_MMU_INTSM_E 16'h0108
130
131
132
133
134
       `endif
135
```

### B.2 top\_ms.v

Top level module that connects the SoC design to hardware pins on the FPGA.

```
module seven_display # (
    parameter INVERT = 1
         ) (
 3
                   input [3:0] n, output [6:0] segments
 4
 5
         );
                  reg [6:0] bits;
assign segments = (INVERT ? ~bits : bits);
                 always @(n)
case (n)
4'h0: bits = 7'b0111111; // 0
4'h1: bits = 7'b0000110; // 1
4'h2: bits = 7'b10011111; // 2
4'h3: bits = 7'b1001111; // 3
4'h4: bits = 7'b1100110; // 4
4'h5: bits = 7'b1101101; // 5
4'h6: bits = 7'b1101101; // 6
4'h7: bits = 7'b100111; // 7
4'h8: bits = 7'b1111111; // 8
4'h9: bits = 7'b110111; // 9
4'hA: bits = 7'b1111101; // 8
4'hB: bits = 7'b1111100; // B
4'hC: bits = 7'b1111100; // B
10
11
13
14
17
18
20
21
23
                           4'hC: bits = 7'b0111100; // B
4'hC: bits = 7'b0111001; // C
4'hD: bits = 7'b1011110; // D
4'hE: bits = 7'b1111001; // E
4'hF: bits = 7'b1110001; // F
24
26
27
                   endcase
29
         endmodule
30
31
         // minispartan6+ XC6SLX9
module top_ms # (
    parameter GPIO_PINS = 8
33
34
         ) (
                  input
36
                                                      CLK50.
                                  [3:0]
                                                      SW,
37
                  input
// UART
                                                      RXD,
39
                   input
                  output
// Peripherals
output [7:0]
40
                                                      TXD,
41
42
                                                      LEDS,
43
                    // 3v3 input from the s6 on the de1soc
44
                                                     S6_3v3,
46
                   // SSDs
47
                  // SSDs
output [6:0] ssd0,
output [6:0] ssd1,
output [6:0] ssd2,
output [6:0] ssd3,
output [6:0] ssd4,
output [6:0] ssd5
49
50
51
53
         );
54
                   //wire [15:0]
                                                                   M_PADDR
                   //wire
//wire [5-1:0]
56
                                                                   M_PWRITE;
                                                                   M_PSELx;
                                                                                         // not shared
57
                                                                   M_PENABLE;
                   //wire
                   //wire [15:0]
//wire [15:0]
59
                                                                   M_PWDATA;
                                                                   M_PRDATA; // input to intercon
M_PREADY; // input to intercon
60
                   //wire
61
                  wire [7:0] gpio0;
wire [15:0] gpio1;
wire [7:0] gpio2;
63
64
66
                  vmicro16_soc soc (
.clk (CLK50)
67
69
                            .reset
                                               (~SW[0]),
\frac{70}{71}
                           //.M_PADDR
//.M_PWRITE
//.M_PSELx
                                                           (M_PADDR),
                                                           (M_PWRITE),
(M_PSELx),
73
                           //.M_PSELX
//.M_PENABLE
//.M_PWDATA
//.M_PRDATA
//.M_PREADY
                                                           (M_PENABLE),
74
                                                           (M_PWDATA),
                                                           (M_PRDATA),
(M_PREADY),
77
                           // UART
                           .uart_tx (TXD),
.uart_rx (RXD),
80
81
                           // GPIO
83
                                                (LEDS[3:0]),
                           .gpio0
84
                            .gpio1
                                                (gpio1),
                            .gpio2
                                                (gpio2),
```

```
87
                                                   // DBUG
  88
                                                    .dbug0
                                                                                    (LEDS[4])
  89
                                                  //.dbug1
                                                                                           (LEDS[7:4])
  91
  92
                                   assign LEDS[7:5] = \{TXD, RXD, S6_3v3\};
                                 // SSD displays (split across 2 gpio ports 1 and 2)
wire [3:0] ssd_chars [0:5];
assign ssd_chars[0] = gpio1[3:0];
assign ssd_chars[1] = gpio1[7:4];
assign ssd_chars[2] = gpio1[11:8];
assign ssd_chars[3] = gpio1[15:12];
assign ssd_chars[4] = gpio2[3:0];
assign ssd_chars[5] = gpio2[7:4];
seven_display ssd_0 (.n(ssd_chars[0]), .segments (ssd0));
seven_display ssd_1 (.n(ssd_chars[1]), .segments (ssd1));
seven_display ssd_2 (.n(ssd_chars[2]), .segments (ssd2));
seven_display ssd_3 (.n(ssd_chars[3]), .segments (ssd3));
seven_display ssd_4 (.n(ssd_chars[4]), .segments (ssd4));
seven_display ssd_5 (.n(ssd_chars[5]), .segments (ssd5));
  94
  95
  96
  97
  98
  99
100
101
102
103
104
105
106
107
108
109
                   endmodule
```

#### B.3 vmicro16 soc.v

```
2
 3
      `include "vmicro16_soc_config.v"
`include "clog2.v"
`include "formal.v"
 4
 \frac{6}{7}
      module pow_reset # (
    parameter INIT = 1,
    parameter N = 8
 9
10
      ) (
            input
12
                             clk.
13
            input
                             reset
            output reg resethold
14
15
      );
            initial resethold = INIT ? (N-1) : 0;
16
            always @(*)
                 resethold = |hold;
19
20
            reg [ clog2(N)-1:0] hold = (N-1); always @(posedge clk)
21
22
                 if (reset)
23
                       hold \leftarrow N-1;
24
25
                  else
                       if (hold)
26
                             hold <= hold - 1;
      endmodule
29
      // Vmicro16 multi-core SoC with various peripherals
30
      // and interrupts
module vmicro16_soc (
32
            input clk,
33
            input reset,
35
            // UARTO
36
            input
                                                          uart_rx,
38
            output
                                                          uart_tx,
39
            output [ APB_GPI00_PINS-1:0] output [ APB_GPI01_PINS-1:0] output [ APB_GPI02_PINS-1:0]
40
                                                          gpio0,
41
42
                                                          gpio2,
43
            output
45
                            [`CORES-1:0]
[`CORES*8-1:0]
            output
                                                          dbug0,
46
            output
                                                          dbug1
48
      );
            wire ['CORES-1:0] w_halt;
49
50
            assign halt = &w_halt;
51
            assign dbug0 = w_halt;
52
53
            // Watchdog reset pulse signal.
// Passed to pow_reset to generate a longer reset pulse
wire wdreset;
55
56
            wire prog_prog;
            // soft register reset hold for brams and registers wire soft_reset; `ifdef DEF_GLOBAL_RESET  
59
```

```
62
                   pow_reset # (
 63
                         .INIT
                                          (1),
(8)
 64
                   ) por_inst (
 66
                         .clk (clk), ifdef DEF_USE_WATCHDOG
 67
                                          (reset | wdreset | prog_prog),
 68
                         .reset
 69
                          else
                                          (reset).
 70
                         .reset
 71
                          endif
 72
                         .resethold (soft_reset)
                   );
 73
 74
             `else
                   assign soft_reset = 0;
             `endif
 76
 77
             // Peripherals (master to slave)
wire [ APB_WIDTH-1:0]
 78
                                                           M PADDR
 79
                                                            M_PWRITE;
 80
              wire
               wire [`SLAVES-1:0]
 81
                                                            M_PSELx;
                                                                          // not shared
                                                            M_PENABLE;
 82
              wire
              wire [`DATA_WIDTH-1:0] M_PWDATA;
wire [`SLAVES*`DATA_WIDTH-1:0] M_PRDATA; // input to intercon
wire [`SLAVES-1:0] M_PREADY; // input
 83
 84
 85
 86
             // Master apb interfaces
wire ['CORES* APB_WIDTH-1:0]
wire ['CORES-1:0]
wire ['CORES-1:0]
 87
                                                            w_PADDR;
 88
 89
                                                            w_PWRITE;
                                                            w_PSELx;
 90
                      [ CORES 1:0]
[ CORES* DATA_WIDTH-1:0]
[ CORES* DATA_WIDTH-1:0]
                                                            w_PENABLE;
 91
               wire
                                                           w_PWDATA;
w PRDATA:
 92
              wire
 93
               wire
               wire ['CORES-1:0]
                                                            w_PREADY;
 94
 95
 96
                 Interrunts
       `ifdef DEF_ENABLE_INT
 97
             99
100
101
102
       `endif
103
104
             apb_intercon_s # (
    .MASTER_PORTS
105
                                          ('CORES)
106
                   .HAS_PSELX_ADDR (1)
.SLAVE_PORTS ( `SLAVES),
.BUS_WIDTH ( `APB_WIDTH),
.HAS_PSELX_ADDR (1)
107
108
109
110
             ) apb (
111
                  .reset (soft_reset),
// APB master to slave
.S_PADDR (w_PADDR),
.S_PWRITE (w_PWRITE),
.S_POET
                                    (clk),
112
113
114
116
                                    (w_PSELx),
(w_PENABLE),
                   .S_PSELx
117
                   S_PENABLE
118
                   .S_PWDATA
                                    (w_PWDATA), (w_PRDATA),
110
120
121
                   .S_PREADY
                                     (w_PREADY),
122
                   // shared bus
.M_PADDR (M_PADDR)
123
124
                   .M_PWRITE
                                     (M_PWRITE),
                                    (M_PSELx),
(M_PENABLE),
(M_PWDATA),
125
                   .M_PSELx
.M_PENABLE
126
127
                   .M_PWDATA
128
                    M PRDATA
                                     (M_PRDATA),
                                    (M_PREADY)
129
                   .M_PREADY
130
131
       `ifdef DEF_USE_WATCHDOG
  vmicro16_watchdog_apb # (
    .BUS_WIDTH (`APB_WIDTH),
    .NAME ("WDOGO")
132
133
134
135
             ) wdog0_apb (
136
                                     (clk),
137
138
                   .reset
                                    (),
                   // apb slave to master interface
.S_PADDR (),
139
                                    (),
(M_PWRITE),
(M_PSELx[`APB_PSELX_WDOGO]),
(M_PENABLE),
140
                   .S_PWRITE
                   .S_PSELx
.S_PENABLE
142
143
                                    (),
(),
(M_PREADY[`APB_PSELX_WDOGO]),
                   .S_PWDATA
144
145
                    S PRDATA
                   .S_PREADY
146
147
148
                   .wdreset
                                    (wdreset)
149
       `endif
150
152
             vmicro16_gpio_apb # (
```

```
.BUS_WIDTH (`APB_WIDTH),
.DATA_WIDTH (`DATA_WIDTH),
.PORTS (`APB_GPI00_PINS),
153
154
155
                     . NAME
                                       ("GPI00")
156
157
              ) gpio0_apb (
                    .clk
                                       (clk),
158
                                       (soft_reset),
159
                     .reset
160
                    // apb slave .S_PADDR
                                       to master interface (M_PADDR),
161
                                       (M_PADDR),
(M_PADDR),
(M_PWRITE),
(M_PSELx[^APB_PSELX_GPI00]),
(M_PENABLE),
(M_PWDATA),
(M_PRDATA[^APB_PSELX_GPI00*`DATA_WIDTH +: `DATA_WIDTH]),
(M_PREADY[^APB_PSELX_GPI00]),
                     .S_PWRITE
162
163
                     .S_PSELx
.S_PENABLE
164
                     .S_PWDATA
165
166
                     .S_PRDATA
                     S PREADY
167
                                       (gpio0)
                     .\mathtt{gpio}
168
169
170
               // GPI01 for Seven segment displays (16 pin)
171
              172
173
174
175
              ) gpio1_apb (
177
                    .clk
                                       (clk),
178
                                       (soft_reset),
179
                     .reset
                    // apb slave .S_PADDR (
                                       to master interface (M_PADDR),
180
181
                                       (M_PWRITE),
(M_PSELx[ APB_PSELX_GPI01]),
(M_PENABLE),
                     .S_PWRITE
182
                     .S_PSELx
.S_PENABLE
183
184
                                       (M_PENADLE),
(M_PWDATA),
(M_PRDATA[`APB_PSELX_GPI01*`DATA_WIDTH +: `DATA_WIDTH]),
(M_PREADY[`APB_PSELX_GPI01]),
                     .S_PWDATA
185
186
                     .S_PRDATA
                     S PREADY
187
188
                     .gpio
189
190
              // GPIO2 for Seven segment displays (8 pin)
vmicro16_gpio_apb # (
    .BUS_WIDTH (`APB_WIDTH),
    .DATA_WIDTH (`DATA_WIDTH),
    .PORTS (`APB_GPIO2_PINS),
    .NAME ("GPIO2")
191
192
193
194
195
196
              ) gpio2_apb (
197
                    .clk
                                       (clk),
198
                     .reset
                                       (soft_reset),
199
                    // apb slave .S_PADDR (
                                       to master interface (M_PADDR),
200
201
                                       (M_PWRITE),
(M_PSELx[ APB_PSELX_GPI02]),
(M_PENABLE),
202
                     .S_PWRITE
                     .S_PSELx
.S_PENABLE
203
204
                                       (M_PENADLE),
(M_PWDATA),
(M_PRDATA[`APB_PSELX_GPI02*`DATA_WIDTH +: `DATA_WIDTH]),
(M_PREADY[`APB_PSELX_GPI02]),
205
206
                     .S_PRDATA
                     .S PREADY
207
208
                     .gpio
209
              ):
210
              apb_uart_tx # (
    .DATA_WIDTH (8),
    .ADDR_EXP (4) //2^^4 = 16 FIF0 words
211
213
              ) uart0_apb (
214
^{215}
                    .clk
                                        (clk),
216
                     .reset
                                       (soft_reset),
                    // apb slave to master interface
.S_PADDR (M_PADDR),
217
218
                                       (M_PWRITE),
(M_PSELx[`APB_PSELX_UARTO]),
(M_PENABLE),
219
                     .S PWRITE
220
                     .S PSELx
                     .S_PENABLE
221
                                       (M_PWDATA),
(M_PWDATA),
(M_PRDATA[^APB_PSELX_UARTO*`DATA_WIDTH +: `DATA_WIDTH]),
(M_PREADY[^APB_PSELX_UARTO]),
                     .S_PWDATA
222
                    .S_PRDATA
.S_PREADY
223
224
^{225}
                     // wart wir
226
                     .tx_wire
                                       (uart_tx),
227
                     .rx_wire
228
229
              timer_apb timr0 (
    .clk (clk),
230
231
                     .reset
                                       (soft_reset),
232
                    // apb slave to master interface
.S_PADDR (M_PADDR),
233
234
                                       (M_PWRITE),
(M_PSELx[^APB_PSELX_TIMRO]),
(M_PENABLE),
                     .S_PWRITE
235
                    .S_PSELx
.S_PENABLE
236
237
                                       (M_PWDATA),
(M_PWDATA),
(M_PRDATA[^APB_PSELX_TIMRO*`DATA_WIDTH +: `DATA_WIDTH]),
(M_PREADY[^APB_PSELX_TIMRO])
                     .S_PWDATA
238
239
                     .S_PRDATA
240
                     .S_PREADY
                    241
243
```

```
244
                        .int_data (ints_data[`DEF_INT_TIMRO*`DATA_WIDTH +: `DATA_WIDTH])
245
                       endif
246
               );
247
               // Shared register set for system-on-chip info
// RO = number of cores
vmicro16_regs_apb # (
248
249
250
                      .BUS_WIDTH
.DATA_WIDTH
.CELL_DEPTH
251
                                                       ( APB_WIDTH)
                                                       ( DATA_WIDTH),
252
                      CELL_DEPTH (8),
PARAM_DEFAULTS_R0 (CORES),
PARAM_DEFAULTS_R1 (SLAVES)
253
254
255
               ) regs0_apb (
256
257
                      .clk
                                         (clk),
                     .reset (soft_reset),
// apb slave to master interface
                      .reset
258
259
260
                      .S_PADDR
                                         (M_PADDR),
                                         (M_PWRITE),
(M_PSELx[`APB_PSELX_REGSO]),
                      .S_PWRITE
.S_PSELx
261
262
263
                      .S_PENABLE
                                         (M_PENABLE),
                                         (M_PWDATA),

(M_PRDATA[^APB_PSELX_REGSO*`DATA_WIDTH +: `DATA_WIDTH]),

(M_PREADY[^APB_PSELX_REGSO])
264
                      .S_PWDATA
                      S PRDATA
265
                      .S_PREADY
266
267
               ):
268
               vmicro16_bram_ex_apb # (
269
                      BUS_WIDTH (`APB_WIDTH),
.MEM_WIDTH (`APB_WIDTH),
.MEM_DEPTH (`APB_BRAMO_CELLS),
.CORE_ID_BITS (`clog2(`CORES))
                     .BUS_WIDTH
.MEM_WIDTH
.MEM_DEPTH
270
271
272
273
274
               ) bram_apb (
                                         (clk),
(soft_reset),
275
                      .clk
                      .reset
276
                     // apb slave to master interface
.S_PADDR (M_PADDR),
277
278
                      .S_PWRITE
                                         (M_PWRITE)
279
                                         (M_PWRITE),
(M_PSELx[^APB_PSELX_BRAMO]),
(M_PENABLE),
(M_PWDATA),
(M_PRDATA[^APB_PSELX_BRAMO*`DATA_WIDTH +: `DATA_WIDTH]),
(M_PREADY[^APB_PSELX_BRAMO])
                      .S_PSELx
280
                      .S_PENABLE
.S_PWDATA
281
282
                      .S_PRDATA
283
284
                      .S PREADY
285
286
               // There must be atleast 1 core
`static_assert(`CORES > 0)
`static_assert(`DEF_MEM_INSTR_DEPTH > 0)
287
288
289
               `static_assert(`DEF_MMU_TIMO_CELLS > 0)
290
201
292
        // Single instruction memor ifndef DEF_CORE_HAS_INSTR_MEM
293
294
               // slave input/outputs from interconnect
wire [`APB_WIDTH-1:0] instr_M_P
295
296
                                                                  instr_M_PADDR;
                                                                  instr_M_PWRITE;
instr_M_PSELx;
instr_M_PENABLE;
297
               wire
               wire [1-1:0]
                                                                                            // not shared
298
               wire
299
               wire [`DATA_WIDTH-1:0]
wire [1*`DATA_WIDTH-1:0]
wire [1-1:0]
300
                                                                  instr_M_PWDATA;
                                                                  instr_M_PRDATA; // slave response
instr_M_PREADY; // slave response
301
302
303
              // Master apb interfaces
wire ['CORES* APB_WIDTH-1:0]
wire ['CORES-1:0]
wire ['CORES-1:0]
wire ['CORES-1:0]
wire ['CORES* DATA_WIDTH-1:0]
wire ['CORES* DATA_WIDTH-1:0]
wire ['CORES-1:0]
304
                                                                  instr_w_PADDR;
305
306
                                                                  instr_w_PWRITÉ;
                                                                  instr_w_PSELx;
instr_w_PENABLE;
instr_w_PWDATA;
307
308
309
310
                                                                 instr_w_PRDATA
311
                                                                  instr_w_PREADY;
312
               `ifdef DEF_USE_REPROG
  wire [`clog2(`DEF_MEM_INSTR_DEPTH)-1:0] prog_addr;
  wire [`DATA_WIDTH-1:0] prog_data;
313
314
315
                      wire prog_we;
316
                     uart_prog rom_prog (
    .clk (clk),
317
318
                             .reset
                                                (reset | wdreset),
319
320
                            // input stream
                            .uart_rx
321
                                                (uart_rx),
322
                            // programmer
                                                (prog_addr),
                             .addr
323
324
                             .data
                                                (prog_data),
325
                                                (prog_we),
                            .we
326
                            .prog
                                                (prog_prog)
               );
`endif
327
328
329
               `ifdef DEF_USE_REPROG
330
331
                     vmicro16_bram_prog_apb
                 else
332
                      vmicro16_bram_apb
333
               `endif
334
```

```
335
             # (
                                           (`APB_WIDTH),
(`DATA_WIDTH),
                   .BUS_WIDTH
336
                    .MEM_WIDTH
337
                    .MEM_DEPTH
                                           ( DEF_MEM_INSTR_DEPTH),
338
                    .USE_INITS
339
                                           (1),
("INSTR_ROM_G")
                    .NAME
340
341
             ) instr_rom_apb (
342
                   .clk
                                           (clk)
                                           (reset).
                    .reset
343
                   .S_PADDR
                                           (instr_M_PADDR),
344
345
                   .S_PWRITE
                                           (0),
                                           (instr_M_PSELx)
                    .S_PSELx
346
                   .S_PENABLE
                                           (instr_M_PENABLE),
347
348
                   .S_PWDATA
                                           (0),
                                           (instr_M_PRDATA),
                    .S_PRDATA
349
                   S_PREADY
                                           (instr_M_PREADY)
350
351
                   `ifdef DEF_USE_REPROG
352
353
                         ,
.addr
354
                                          (prog_addr),
355
                          .data
                                          (prog_data),
356
                         . we
                                          (prog_we),
                   .prog
`endif
                                          (prog_prog)
357
358
             ):
359
360
361
             apb_intercon_s # (
                   .MASTER_PORTS ('CORES),
.SLAVE_PORTS (1),
.BUS_WIDTH ('APB_WIDTH),
.DATA_WIDTH ('DATA_WIDTH),
.HAS_PSELX_ADDR (0)
                   .MASTER_PORTS
.SLAVE_PORTS
362
363
364
365
366
             ) apb_instr_intercon (
367
                  (clk),
.reset (soft_reset),
// APB master from cores
// master
.S_PADDR (instr_w_PADDR
.S_PWRITE (instr_w_PLIDTE
.S_PSET v
368
369
370
371
                                     (instr_w_PADDR),
(instr_w_PWRITE),
(instr_w_PSELx),
372
373
                   .S_PSELx
374
                                     (instr_w_PENABLE),
(instr_w_PWDATA),
(instr_w_PRDATA),
                   .S_PENABLE
.S_PWDATA
375
376
                   .S_PRDATA
377
378
                    .S_PREADY
                                     (instr_w_PREADY),
                   // shared bus slaves
// slave outputs
379
380
                                     (instr_M_PADDR),
(instr_M_PWRITE),
(instr_M_PSELx),
(instr_M_PENABLE),
(instr_M_PWDATA),
(instr_M_PRDATA),
                   .M_PADDR
381
382
                    .M PWRITE
                    .M_PSELx
383
384
                    .M_PENABLE
385
                    .M_PWDATA
                    .M PRDATA
386
387
                                     (instr_M_PREADY)
       );
`endif
388
389
390
             genvar i;
391
             generate for(i = 0; i < `CORES; i = i + 1) begin : cores</pre>
392
393
394
                   vmicro16_core # (
                         .CORE_ID
.DATA_WIDTH
395
                                                      (i),
(`DATA_WIDTH),
396
397
                         .MEM_INSTR_DEPTH ('DEF_MEM_INSTR_DEPTH),
.MEM_SCRATCH_DEPTH ('DEF_MMU_TIMO_CELLS)
398
399
400
                   ) c1 (
                         .clk
401
                                           (clk),
                                           (soft_reset),
402
                         .reset
403
                         // debug
404
                                           (w_halt[i]),
405
                         .halt
406
                         // interrupts
407
408
                          .ints
                                           (ints)
                         .ints_data (ints_data),
409
410
                         // Output master port 1
.w_PADDR (w_PADDR
.w_PWRITE (w_PWRITE
411
                                                           [`APB_WIDTH*i +: `APB_WIDTH]
[i]
412
413
                         .w_PSELx
                                          (w_PSELx
                         .w_PENABLE
415
                         .w_PWDATA
416
417
                         .w_PRDATA
418
                          .w PREADY
419
        `ifndef DEF_CORE_HAS_INSTR_MEM
420
                         // APB instruction rom
, // Output master port 2
421
422
                         .w2_PADDR (instr_w_PADDR [`APB_WIDTH*i +: `APB_WIDTH]
//.w2_PWRITE (instr_w_PWRITE [i]
.w2_PSELx (instr_w_PSELx [i]
423
425
```

```
.w2_PENABLE (instr_w_PENABLE [i] ),
//.w2_PWDATA (instr_w_PWDATA [`DATA_WIDTH*i +: `DATA_WIDTH]),
.w2_PRDATA (instr_w_PRDATA [`DATA_WIDTH*i +: `DATA_WIDTH]),
.w2_PREADY (instr_w_PREADY [i] )
426
427
428
429
430
        endif
                  );
431
432
433
             endgenerate
434
435
436
             437
438
439
             wire all_halted = &w_halt;
440
441
             // Count number of clocks each core is spending on bus transactions
             443
444
             reg [15:0] bus_core_times
reg [15:0] core_work_times
reg [15:0] instr_fetch_times
445
446
                                                          [0: CORES-1]
447
             integer i2;
448
             initial
449
                  for(i2 = 0; i2 < `CORES; i2 = i2 + 1) begin
  bus_core_times[i2] = 0;</pre>
450
451
                        core_work_times[i2] = 0;
452
453
                  end
454
             // total bus time
455
             generate
456
                  457
458
459
460
461
462
                                   // Core working time
`ifndef DEF_CORE_HAS_INSTR_MEM
463
464
                                          if (!w_PSELx[g2] && !instr_w_PSELx[g2])
465
466
                                     else
                                          if (!w_PSELx[g2])
467
                                    `endif
468
                                                 if (!w_halt[g2])
469
                                                          core_work_times[g2] <= core_work_times[g2] + 1;</pre>
470
471
473
                     end
             endgenerate
474
            reg [15:0] bus_time_average = 0;
reg [15:0] bus_reqs_average = 0;
reg [15:0] fetch_time_average = 0;
476
477
478
             reg [15:0] work_time_average = 0;
479
480
             always @(all_halted) begin
for (i2 = 0; i2 < `CORES; i2 = i2 + 1) begin
481
482
                       bus_time_average = bus_time_average + bus_core_times[i2];
bus_reqs_average = bus_reqs_average + bus_core_reqs_count[i2];
work_time_average = work_time_average + core_work_times[i2];
fetch_time_average = fetch_time_average + instr_fetch_times[i2];
483
484
485
486
                  end
487
488
                  bus_time_average = bus_time_average / CORES;
bus_reqs_average = bus_reqs_average / CORES;
work_time_average = work_time_average / CORES;
fetch_time_average = fetch_time_average / CORES;
489
490
491
492
493
494
              // Count number of bus requests per core
496
497
             // 1 clock delay of w_PSELx
reg ['CORES-1:0] bus_core_reqs_last;
// rising edges of each
wire ['CORES-1:0] bus_core_reqs_real;
498
499
500
501
             // storage for counters for each core reg [15:0] bus_core_reqs_count [0:`CORES-1];
502
503
504
             initial
                  for(i2 = 0; i2 < `CORES; i2 = i2 + 1)
   bus_core_reqs_count[i2] = 0;</pre>
506
507
508
             // 1 clk delay to detect rising edge
509
             always @(posedge clk)
                  bus_core_reqs_last <= w_PSELx;</pre>
510
511
             generate
512
                  genvar g3;
    for (g3 = 0; g3 < `CORES; g3 = g3 + 1) begin : formal_for_reqs
    // Detect new reqs for each core</pre>
513
514
                           assign bus_core_reqs_real[g3] = w_PSELx[g3] >
516
```

```
517
                                                                         bus_core_reqs_last[g3];
518
                       always @(posedge clk)
519
                              if (bus_core_reqs_real[g3])
521
                                    bus_core_reqs_count[g3] <= bus_core_reqs_count[g3] + 1;</pre>
522
523
                 end
524
           endgenerate
525
526
527
           `ifndef DEF_CORE_HAS_INSTR_MEM
               528
529
531
                integer i3;
532
533
                initial
                    for(i3 = 0; i3 < `CORES; i3 = i3 + 1)
   instr_fetch_times[i3] = 0;</pre>
534
535
536
               // total bus time // Instruction fetches occur on the w2 master port
537
538
               generate
539
                    genvar g4;
for (g4 = 0; g4 < `CORES; g4 = g4 + 1) begin : formal_for_fetch_times
    always @(posedge clk)</pre>
540
541
542
                              if (instr_w_PSELx[g4])
   instr_fetch_times[g4] <= instr_fetch_times[g4] + 1;</pre>
543
544
                    end
545
                endgenerate
546
           `endif
547
548
549
550
           `endif // end FORMAL
551
      endmodule
552
```

#### B.4 vmicro16\_periph.v

Various memory-mapped APB peripherals, such as GPIO, UART, timers, and memory.

```
// Vmicro16 peripheral modules
      `include "vmicro16_soc_config.v"
`include "formal.v"
      // Simple watchdog peripheral
     module vmicro16_watchdog_apb # (
parameter BUS_WIDTH = 16,
parameter NAME = "WD",
     parameter CLK_HZ
9
                                       = 50_000_000
10
           input clk,
12
           input reset,
13
            // APB Slave to master interface
15
                                                       S_PADDR, // not used (optimised out)
           input [0:0]
16
                                                       S_PWRITÉ,
                                                       S_PSELx,
S_PENABLE,
18
           input
19
           input
20
                                                       S_PWDATA,
           input
21
           // prdata not used
output [0:0]
22
                                                       S_PRDATA,
23
24
           output
                                                       S_PREADY,
25
            // watchdog reset, active high
26
                                                       wdreset
28
      );
           //assign S_PRDATA = (S_PSELx & S_PENABLE) ? gpio : 16'h0000;
assign S_PREADY = (S_PSELx & S_PENABLE) ? 1'b1 : 1'b0;
wire we = (S_PSELx & S_PENABLE & S_PWRITE);
29
30
31
32
            // countdown timer
           reg [`clog2(CLK_HZ)-1:0] timer = CLK_HZ;
34
35
           wire w_wdreset = (timer == 0);
36
           // infer a register to aid timing
initial wdreset = 0;
38
39
           always @(posedge clk)
wdreset <= w_wdreset;
41
42
           always @(posedge clk)
44
                      $display($time, "\t\%s <= RESET", NAME);</pre>
45
```

```
46
                         timer <= CLK_HZ;</pre>
 47
                   end else begin
   timer <= timer - 1;</pre>
 48
                   end
 50
        endmodule
 51
       module timer_apb # (
    parameter CLK_HZ = 50_000_000
) (
 52
 53
 54
             input clk,
 55
 56
             input reset,
 57
             input clk_en,
 58
             // 0 16-bit value R/W
// 1 16-bit control R
// 2 16-bit prescaler
input [1:0]
 60
                                                b0 = start, b1 = reset
 61
 62
 63
                                                            S PADDR.
 64
 65
             input
                                                            S_PWRITE,
                                                            S_PSELx,
S_PENABLE,
 66
             input
 67
             input
                             [ DATA_WIDTH-1:0]
                                                            S_PWDATA,
 68
             input
 69
             output reg [`DATA_WIDTH-1:0]
                                                            S_PRDATA,
 70
             output
 71
 72
             output out,
output [`DATA_WIDTH-1:0] int_data
 73
 74
       );
 75
             \label{eq:continuous} $$ //assign S_PRDATA = (S_PSELx & S_PENABLE) ? swex_success ? 16'hF0F0 : 16'h0000; assign S_PREADY = (S_PSELx & S_PENABLE) ? 1'b1 : 1'b0; wire en = (S_PSELx & S_PENABLE); wire we = (en & S_PWRITE); 
 76
 77
 78
 79
 80
             reg [`DATA_WIDTH-1:0] r_counter = 0;
 81
             reg [`DATA_WIDTH-1:0] r_load = 0;
reg [`DATA_WIDTH-1:0] r_pres = 0;
reg [`DATA_WIDTH-1:0] r_ctrl = 0;
 83
 84
             localparam CTRL_START = 0;
localparam CTRL_RESET = 1;
 86
 87
             localparam CTRL_INT = 2;
 88
 89
             localparam ADDR_LOAD = 2'b00;
localparam ADDR_CTRL = 2'b01;
 90
 91
             localparam ADDR_PRES = 2'b10;
 93
             always @(*) begin
S_PRDATA = 0;
 94
 96
                   if (en)
                         case(S_PADDR)
 97
 98
                               ADDR_LOAD: S_PRDATA = r_counter;
                               ADDR_CTRL: S_PRDATA = r_ctrl;

//ADDR_CTRL: S_PRDATA = r_pres;

default: S_PRDATA = 0;
 99
100
101
102
                         endcase
103
             end
             104
105
106
107
108
109
110
                         r_pres_counter <= r_pres;
111
112
                   else
113
                         r_pres_counter <= r_pres_counter - 1;</pre>
114
             always @(posedge clk)
if (we)
116
                         case(S_PADDR)
117
                               // Write to the load register:
// Set load register
// Set counter register
118
119
120
                               ADDR_LOAD: begin
r_load <= S_PWDATA;
r_counter <= S_PWDATA;
sdisplay($time, "\t\ttimr0: WRITE LOAD: %h", S_PWDATA);
121
122
123
124
                               ADDR_CTRL: begin
r_ctrl <= S_PWDATA;
126
127
                                     $display($time, "\t\ttimr0: WRITE CTRL: %h", S_PWDATA);
128
129
                               and
                               end
ADDR_PRES: begin
r pres <= S_PWDATA;
130
131
                                     $display($time, "\t\ttimr0: WRITE PRES: %h", S_PWDATA);
132
                               end
133
                         endcase
134
                         if (r_ctrl[CTRL_START]) begin
136
```

```
if (r_counter == 0)
    r_counter <= r_load;
else if(counter_en)</pre>
137
138
139
                        r_counter <= r_counter -1;
end else if (r_ctrl[CTRL_RESET])
r_counter <= r_load;
140
141
142
143
             // generate the output pulse when r_counter == 0
// out = (counter reached zero & counter started)
assign out = (r_counter == 0) && r_ctrl[CTRL_START]; // && r_ctrl[CTRL_INT];
assign int_data = {`DATA_WIDTH{1'b1}};
144
145
146
147
       endmodule
148
149
150
       // APB wrapped programmable vmicro16_bram module vmicro16_bram_prog_apb # (
151
152
             parameter BUS_WIDTH parameter MEM_WIDTH parameter MEM_DEPTH
                                              = 16,
= 16,
153
154
                                              = 64,
155
156
             parameter APB_PADDR
                                              = 0,
                                            = 0,
= "BRAMPROG",
             parameter USE_INITS
157
             parameter NAME
158
             parameter CORE_ID
                                             = 0
159
160
       ) (
             input clk,
input reset,
161
             162
163
164
165
166
             input
                                                           S_PENABLE,
S PWDATA.
167
             input
             input [BUS_WIDTH-1:0]
168
169
170
             output [BUS_WIDTH-1:0]
                                                           S_PRDATA,
171
             output
172
             // interface to program the instruction memory
input ['clog2('DEF_MEM_INSTR_DEPTH)-1:0] addr,
input ['DATA_WIDTH-1:0] data,
174
             input
             input
175
176
             input
                                                                              we,
177
             input
                                                                              prog
       );
178
             wire [MEM_WIDTH-1:0] mem_out;
179
180
             assign S_PRDATA = (S_PSELx & S_PENABLE) ? mem_out : 16'h0000; assign S_PREADY = (S_PSELx & S_PENABLE) ? 1'b1 : 1'b0;
181
182
             wire s_we = (S_PSELx & S_PENABLE & S_PWRITE);
183
184
             185
186
187
             vmicro16_bram # (
.MEM_WIDTH (MEM_WIDTH),
.MEM_DEPTH (MEM_DEPTH),
.""DB AMPROG")
188
189
190
191
                                    ("BRAMPROG"),
(0),
(-1)
192
                   .USE_INITS
193
             .CORE_ID
) bram_apb (
194
195
196
                                    (clk),
197
                   .reset
                                    (reset),
198
199
                   .{\tt mem\_addr}
                                    (mem_addr),
200
                   .mem_in
                                    (mem_data),
                                    (mem we).
201
                   .mem we
                                    (mem_out)
202
                   .mem_out
203
             ):
204
       endmodule
205
       // APB wrapped umicro16_bram
module vmicro16_bram_apb # (
    parameter BUS_WIDTH =
    parameter MEM_WIDTH =
206
207
                                             = 16,
208
                                              = 16,
209
210
             parameter MEM_DEPTH
                                              = 64,
             parameter MEM_DEPIH
parameter APB_PADDR
parameter USE_INITS
                                             = 0,
211
                                             = 0,
= "BRAM",
^{212}
213
             parameter NAME
            parameter CORE_ID
                                              = 0
214
       ) (
215
             input clk,
             input reset,
// APB Slave to master interface
217
218
             input ['clog2(MEM_DEPTH)-1:0] S_PADDR,
219
220
             input
                                                           S_PWRITE,
                                                           S_PSELx,
221
             input
                                                           S_PENABLE,
             input
222
                      [BUS_WIDTH-1:0]
             input
223
                                                           S PWDATA.
224
             output [BUS_WIDTH-1:0]
                                                           S_PRDATA,
225
                                                           S_PREADY
226
             output
       );
227
```

```
228
           wire [MEM_WIDTH-1:0] mem_out;
229
           230
231
232
233
234
           always @(*)
235
                if (S_PSELx && S_PENABLE)
    $display($time, "\t\t's => \t'n, NAME, mem_out);
236
237
238
           always @(posedge clk)
                239
240
241
242
243
           vmicro16_bram # (
                .MEM_WIDTH (MEM_WIDTH),
.MEM_DEPTH (MEM_DEPTH),
.NAME (NAME),
244
245
246
                               (1),
(-1)
247
                .USE_INITS
248
                .CORE_ID
           ) bram_apb (
249
                .clk
                               (clk),
250
251
                .reset
                               (reset),
252
                .mem_addr
                               (S_PADDR)
253
                               (S_PWDATA),
254
                .mem_in
                               (we),
255
                .mem_we
                .mem_out
                               (mem out)
256
           );
257
258
      endmodule
259
      // Shared memory with hardware monitor (LWEX/SWEX)
module vmicro16_bram_ex_apb # (
    parameter BUS_WIDTH = 16,
    parameter MEM_WIDTH = 16,
260
261
262
263
264
           parameter MEM_DEPTH
           parameter CORE_ID_BITS = 3,
parameter SWEX_SUCCESS = 16'h0000,
265
266
           parameter SWEX_FAIL
                                     = 16'h0001
267
      ) (
268
           input clk,
269
270
           input reset,
271
           272
273
           input [ APB_WIDTH-1:0]
                                                   S_PADDR,
^{274}
275
                                                   S_PWRITE,
276
           input
                                                   S_PSELx,
S_PENABLE,
277
           input
278
           input
           input [MEM_WIDTH-1:0]
                                                   S_PWDATA,
279
280
                                                   S_PRDATA,
S PREADY
281
           output reg [MEM_WIDTH-1:0]
282
           output
283
      );
284
            // exclusive flag checks
           wire [MEM_WIDTH-1:0] mem_out;
reg swex_success = 0;
285
286
287
288
           localparam ADDR_BITS = `clog2(MEM_DEPTH);
289
290
              hack to create a 1 clock delay to S_PREADY
           // for bram to be ready
reg cdelay = 1;
291
292
293
           always @(posedge clk)
294
                if (S_PSELx)
295
                     cdelay <= 0;</pre>
                else
296
                     cdelay <= 1;</pre>
297
208
           //assign S_PRDATA = (S_PSELx & S_PENABLE) ? swex_success ? 16'hF0F0 :
                                                                                                16'h0000;
299
           assign S_PREADY = (S_PSELx & S_PENABLE & (!cdelay)) ? 1'b1 : 1'b0; assign we = (S_PSELx & S_PENABLE & S_PWRITE); wire en = (S_PSELx & S_PENABLE);
300
301
302
303
           // Similar to:
// http://:
304
                http://infocenter.arm.com/help/index.jsp?topic=/com.arm.doc.dui0204f/Cihbghef.html
305
306
           // mem_wd is the CORE_ID sent in bits [18:16]
localparam TOP_BIT_INDEX = `APB_WIDTH -1;
localparam PADDR_CORE_ID_MSB = TOP_BIT_INDEX - 2;
localparam PADDR_CORE_ID_LSB = PADDR_CORE_ID_MSB - (CORE_ID_BITS-1);
307
308
309
310
311
           312
313
314
           wire
           wire [CORE_ID_BITS-1:0] core_id = S_

// CORE_ID to write to ex_flags register

wire [ADDR_BITS-1:0] mem_addr = S_
315
316
                                                       = S_PADDR[ADDR_BITS-1:0];
318
```

```
ex_flags_read;
is_locked = |ex_flags_read;
is_locked_self = is_locked && (core_id == (ex_flags_read-1));
319
           wire [CORE_ID_BITS:0]
320
           wire
321
           wire
322
           // Check exclusive access flags
always @(*) begin
323
324
                swex_success = 0;
325
326
                if (en)
                     // bug!
if (!swex && !lwex)
327
328
329
                          swex_success = 1;
                     else if (swex)
330
                          if (is_locked && !is_locked_self)
331
                          // someone else has locked it
swex_success = 0;
else if (is_locked && is_locked_self)
332
333
334
335
                               swex_success = 1;
336
           end
337
338
           always @(*)
339
                 if (swex)
                     if (swex success)
340
                          S_PRDATA = SWEX_SUCCESS;
341
342
                          S_PRDATA = SWEX_FAIL;
343
                else
344
                     S_PRDATA = mem_out;
345
346
           347
348
349
           reg [CORE_ID_BITS:0] reg_wd;
350
           always @(*) begin
   reg_wd = {{CORE_ID_BITS}{1'b0}};
351
352
353
                if (en)
354
                     if (lwex)
// and not already locked
if (!is_locked) begin
355
356
357
358
                               reg_wd = (core_id + 1);
359
                          end
360
                     else if (swex)
361
                          if (is_locked && is_locked_self)
    reg_wd = {{CORE_ID_BITS}{1'b0}};
362
363
364
365
           // Exclusive flag for each memory cell
vmicro16_bram # (
    .MEM_WIDTH (CORE_ID_BITS + 1),
366
367
                               (CORE_ID_BITS + 1), (MEM_DEPTH),
368
369
                 .MEM_DEPTH
                 .USE_INITS
                               (0),
370
371
                . NAME
                                ("rexram")
           ) ram_exflags (
372
                               (clk).
                .clk
373
                .reset
374
                               (reset),
375
                                (mem_addr),
376
                 .{\tt mem\_addr}
377
                .{\tt mem\_in}
                                (reg_wd),
                               (reg_we),
(ex_flags_read)
378
                 .mem_we
379
                 .mem_out
           );
380
381
382
           always @(*)
if (S_PSELx && S_PENABLE)
383
384
                     $display($time, "\t\tBRAMex[%h] READ %h\tCORE: %h'
385
                          mem_addr, mem_out, S_PADDR[16 +: CORE_ID_BITS]);
386
           always @(posedge clk)
387
388
                     389
390
391
           vmicro16_bram #
.MEM_WIDTH
.MEM_DEPTH
392
                               (MEM_WIDTH),
393
                                (MEM_DEPTH),
394
                               (0), ("BRAMexinst")
395
                 .USE_INITS
                 .NAME
396
           ) bram_apb (
397
398
                                (clk),
                .clk
                                (reset),
399
                 .reset
400
                 .mem_addr
401
                                (mem_addr),
402
                 .mem_in
                                (S_PWDATA),
                                (we && swex_success),
403
                 .mem we
404
                 .mem_out
                                (mem_out)
           ):
405
      endmodule
406
407
      // Simple APB memory-mapped register set module {\tt vmicro16\_regs\_apb} # (
409
```

```
parameter BUS_WIDTH parameter DATA_WIDTH parameter CELL_DEPTH
                                                         = 16,
410
                                                       = 16,
= 8,
411
412
             parameter PARAM_DEFAULTS_R0 = 0,
parameter PARAM_DEFAULTS_R1 = 0
413
414
        ) (
415
416
              input clk,
              input reset,
// APB Slave to master interface
input ['clog2(CELL_DEPTH)-1:0] S_PADDR,
417
418
419
420
              input
                                                               S_PWRITE,
                                                               S_PSELx,
S_PENABLE,
421
              input
422
              input
              input [DATA_WIDTH-1:0]
423
                                                               S_PWDATA,
424
              output [DATA_WIDTH-1:0]
                                                               S_PRDATA,
425
426
              output
                                                               S_PREADY
       );
427
              wire [DATA_WIDTH-1:0] rd1;
428
429
              assign S_PRDATA = (S_PSELx & S_PENABLE) ? rd1 : 16'h0000; assign S_PREADY = (S_PSELx & S_PENABLE) ? 1'b1 : 1'b0; assign reg_we = (S_PSELx & S_PENABLE & S_PWRITE);
430
431
432
433
              always @(*)
    if (reg_we)
434
435
                          436
437
438
              always @(*)
439
                      rassert(reg_we == (S_PSELx & S_PENABLE & S_PWRITE))
440
441
              vmicro16_regs # (
442
                   .CELL_DEPTH (CELL_DEPTH),
.CELL_WIDTH (DATA_WIDTH),
.PARAM_DEFAULTS_RO (PARAM_DEFAULTS_RO),
443
444
445
446
                     .PARAM_DEFAULTS_R1 (PARAM_DEFAULTS_R1)
             regs_apb (
.clk (clk),
.reset (reset),
// port 1
.rs1 (S_PADDR
447
448
449
450
                                 (S PADDR).
451
                    .rd1
                                 (rd1),
452
                                 (reg_we),
(S PADDR)
453
                     .we
                    .ws1
454
                                 (S_PWDATA)
                    .wd
455
                    // port 2 unconnected //.rs2 (), //.rd2 ()
456
457
458
459
              );
460
        endmodule
461
       // Simple GPIO write only peripheral
module vmicro16_gpio_apb # (
    parameter BUS_WIDTH = 16,
    parameter DATA_WIDTH = 16,
462
463
464
465
       parameter PORTS
parameter NAME
) (
              parameter PORTS = 8,
parameter NAME = "GPIO"
466
467
468
              input clk,
469
              input reset,
// APB Slave to master interface
470
471
              input [0:0]
472
                                                               S_PADDR, // not used (optimised out)
473
              input
                                                               S_PWRITE,
S_PSELx,
474
              input
475
              input
                                                                S_PENABLE,
              input [DATA_WIDTH-1:0]
476
                                                               S PWDATA.
477
              output [DATA_WIDTH-1:0]
                                                               S_PRDATA,
478
                                                               S_PREADY,
              output
              output reg [PORTS-1:0]
480
                                                               gpio
        );
481
              assign S_PRDATA = (S_PSELx & S_PENABLE) ? gpio : 16'h0000;
assign S_PREADY = (S_PSELx & S_PENABLE) ? 1'b1 : 1'b0;
assign ports_we = (S_PSELx & S_PENABLE & S_PWRITE);
482
483
484
485
486
              always @(posedge clk)
                    if (reset)
   gpio <= 0;
else if (ports_we) begin
   $display($time, "\t\%s <= %h", NAME, S_PWDATA[PORTS-1:0]);
   gpio <= S_PWDATA[PORTS-1:0];</pre>
487
488
489
490
491
                    end
492
        endmodule
493
```

#### B.5 vmicro16.v

Vmicro16 CPU core module.

```
This file contains multiple modules.
        // Ints free Contains mattiffe modules.
// Verilator likes 1 file for each module
/* verilator lint_off DECLFILENAME */
/* verilator lint_off UNUSED */
/* verilator lint_off BLKSEQ */
/* verilator lint_off WIDTH */
 3
 4
 5
 6
         // Include Vmicro16 ISA containing definitions for the bits
`include "vmicro16_isa.v"
10
         `include "clog2.v"
`include "formal.v"
11
13
14
         // This module aims to be a SYNCHRONOUS, WRITE_FIRST BLOCK RAM https://www.xilinx.com/support/documentation/user_guides/ug473_7Series_Memory_Resources.pdf https://www.xilinx.com/support/documentation/user_guides/ug383.pdf
16
17
18
        // https://www.xilinx.com/support/documentation/user_guides/ug383.pd]
// https://www.xilinx.com/support/documentation/sw_manuals/xilinx2016_4/ug901-vivado-synthesis.pdf
module vmicro16_bram # (
    parameter MEM_WIDTH = 16,
    parameter MEM_DEPTH = 64,
    parameter CORE_ID = 0,
    parameter USE_INITS = 0,
    parameter PARAM DEFAULTS RO = 0
20
21
23
                 parameter USE_INITS = 0,
parameter PARAM_DEFAULTS_R0 = 0,
parameter PARAM_DEFAULTS_R1 = 0,
parameter PARAM_DEFAULTS_R2 = 0,
24
26
27
                 parameter PARAM_DEFAULTS_R3 = 0,
        parameter NAME
29
30
                 input clk,
31
                 input reset,
33
                                        [`clog2(MEM_DEPTH)-1:0] mem_addr,
[MEM_WIDTH-1:0] mem_in,
34
                 input
                 input
                                                                                        mem_in,
36
                 input
                                                                                        mem we
                 output reg [MEM_WIDTH-1:0]
37
                                                                                        mem out
         );
                 // memory vector
(* ram_style = "block" *)
reg [MEM_WIDTH-1:0] mem [0:MEM_DEPTH-1];
39
40
41
                  // not synthesizable
43
                 integer i;
initial begin
44
                        for (i = 0; i < MEM_DEPTH; i = i + 1) mem[i] = 0;
mem[0] = PARAM_DEFAULTS_R0;
mem[1] = PARAM_DEFAULTS_R1;
46
47
                         mem[2] = PARAM_DEFAULTS_R2;
mem[3] = PARAM_DEFAULTS_R3;
49
50
51
                         if (USE_INITS) begin
    //`define TEST_SW
    ifdef TEST_SW
53
54
                                  $readmemh("E:\\Projects\\uni\\vmicro16\\sw\\verilog_memh.txt", mem);
56
                                    endif
57
                                 `define TEST_ASM
`ifdef TEST_ASM
$readmemh("E:\\Projects\\uni\\vmicro16\\sw\\asm.s.hex", mem);
59
60
61
62
                                 //`define TEST_COND
`ifdef TEST_COND
mem[0] = {`VMICR016_OP_MOVI,
mem[0] = {`VMICR016_DP_MOVI,
63
64
                                                                                                  3'h7, 8'hCO}; // lock
3'h7, 8'hCO}; // lock
66
67
                                    endif
                                 69
\frac{70}{71}
                                                                                                   3'h0, 8'h0A};
                                                                                                   3'h1, 8'h0B};
3'h1, 3'h0, 5'h1};
73
74
                                    endif
                                 //define TEST_LWEX
ifdef TEST_LWEX
mem[0] = {\text{VMICR016_OP_MOVI,}}
mem[1] = {\text{VMICR016_OP_SW,}}
mem[2] = {\text{VMICR016_OP_LW,}}
mem[3] = {\text{VMICR016_OP_LWEX,}}
mem[4] = {\text{VMICR016_OP_SWEX,}}
76
77
                                                                                                   3'h0, 8'hC5};
                                                                                                   3'h0, 3'h0, 5'h1};
3'h2, 3'h0, 5'h1};
3'h2, 3'h0, 5'h1};
79
80
81
82
                                                                                                   3'h3, 3'h0, 5'h1};
83
                                   endif
84
                                 //`define TEST_MULTICORE
`ifdef TEST_MULTICORE
86
```

```
mem[0] = {`VMICR016_OP_MOVI,
mem[1] = {`VMICR016_OP_MOVI,
mem[2] = {`VMICR016_OP_SW,
mem[3] = {`VMICR016_OP_LW,
mem[5] = {`VMICR016_OP_MOVI,
mem[5] = {`VMICR016_OP_MOVI,
mem[6] = {`VMICR016_OP_MOVI,
mem[7] = {`VMICR016_OP_MOVI,
mem[8] = {`VMICR016_OP_MOVI,
mem[9] = {`VMICR016_OP_SW,
`endif
                                                                                                                                                                                                                                         3'h0, 8'h90};

3'h1, 8'h33};

3'h1, 3'h0, 5'h0};

3'h0, 8'h80};

3'h2, 3'h0, 5'h0};

3'h1, 8'h33};
   87
   88
    89
   91
   92
                                                                                                                                                                                                                                           3'h1, 8'h33};
    93
                                                                                                                                                                                                                                          3'h1, 8'h33};
3'h0, 8'h91};
3'h2, 3'h0, 5'h0};
   94
   95
    96
   97
                                                                                       endif
   98
                                                                                //`define TEST_BR

`ifdef TEST_BR

mem[0] = {`VMICR016_OP_MOVI, 3'h0, 8'h0};

mem[1] = {`VMICR016_OP_MOVI, 3'h3, 8'h3};

mem[2] = {`VMICR016_OP_MOVI, 3'h1, 8'h2};

mem[3] = {`VMICR016_OP_ARITH_U, 3'h0, 3'h1, 5'b11111};

mem[4] = {`VMICR016_OP_BR, 3'h3, `VMICR016_OP_BR_U};

mem[5] = {`VMICR016_OP_MOVI, 3'h0, 8'hFF};
   99
100
101
102
103
104
105
106
107
108
                                                                                  //`define ALL_TEST
`ifdef ALL_TEST
109
110
                                                                                  // Standard all test
// REGS0
111
112
                                                                                 mem[0] = {\text{`VMICR016_OP_MOVI,}}
mem[1] = {\text{`VMICR016_OP_SW,}}
mem[2] = {\text{`VMICR016_OP_SW,}}
                                                                                                                                                                                                                                         3'h0, 8'h81};
3'h1, 3'h0, 5'h0}; // MMU[Ox81] = 6
3'h2, 3'h0, 5'h1}; // MMU[Ox82] = 6
113
114
115
                                                                                   // GPI00
116
                                                                                 Mem[3] = {`VMICRO16_OP_MOVI,
mem[4] = {`VMICRO16_OP_MOVI,
mem[5] = {`VMICRO16_OP_SW,
mem[6] = {`VMICRO16_OP_LW,
                                                                                                                                                                                                                                          3'h0, 8'h90};
117
                                                                                                                                                                                                                                         3'h1, 8'hD};
3'h1, 3'h0, 5'h0};
3'h2, 3'h0, 5'h0};
118
119
                                                                               mem[6] = {`VMICRO16_OP_LW,
// TIMO
mem[7] = {`VMICRO16_OP_MOVI,
mem[8] = {`VMICRO16_OP_LW,
// UARTO
mem[9] = {`VMICRO16_OP_MOVI,
mem[10] = {`VMICRO16_OP_MOVI,
mem[11] = {`VMICRO16_OP_SW,
mem[12] = {`VMICRO16_OP_SW,
mem[13] = {`VMICRO16_OP_SW,
mem[14] = {`VMICRO16_OP_SW,
mem[15] = {`VMICRO16_OP_SW,
mem[16] = {`VMICRO16_OP_MOVI,
mem[17] = {`VMICRO16_OP_SW,
120
121
                                                                                                                                                                                                                                         3'h0, 8'h07};
3'h3, 3'h0, 5'h03};
122
                                                                                                                                                                                                                                              3'h0, 8'hA0}; // UAR
3'h1, 8'h41}; // asc
3'h1, 3'h0, 5'h0};
3'h1, 8'h42}; // ascii B
3'h1, 8'h42}; // ascii C
3'h1, 8'h43}; // ascii C
3'h1, 8'h44}; // ascii D
3'h1, 8'h44}; // ascii D
3'h1, 8'h45}; // ascii D
3'h1, 8'h45}; // ascii D
3'h1, 8'h46}; // ascii E
3'h1, 3'h0, 5'h0};
3'h1, 8'h46}; // ascii E
124
                                                                                                                                                                                                                                                                                                                                        // UARTO
// ascii A
125
126
127
128
129
130
131
132
                                                                                 mem[16] = { VMICRO16_OP_SW, mem[18] = { VMICRO16_OP_SW, mem[19] = { VMICRO16_OP_SW, mem[20] = { VMICRO16_OP_MOVI, mem[21] = { VMICRO16_OP_SW, 
133
134
135
136
137
                                                                                   // BRAMO
138
                                                                                 // BRANO
mem[22] = {`VMICRO16_OP_MOVI,
mem[23] = {`VMICRO16_OP_MOVI,
mem[24] = {`VMICRO16_OP_SW,
mem[25] = {`VMICRO16_OP_LW,
                                                                                                                                                                                                                                              3'h0, 8'hC0};
3'h1, 8'hA};
3'h1, 3'h0, 5'h5};
3'h2, 3'h0, 5'h5};
139
140
141
142
                                                                                 143
                                                                                                                                                                                                                                               3'h0, 8'h91};
3'h1, 8'h12};
3'h1, 3'h0, 5'h0};
3'h2, 3'h0, 5'h0};
144
145
147
                                                                                   // GPI02
148
                                                                                 mem[30] = {`VMICR016_OP_MOVI,
mem[31] = {`VMICR016_OP_MOVI,
mem[32] = {`VMICR016_OP_SW,
149
                                                                                                                                                                                                                                               3'h0, 8'h92};
                                                                                                                                                                                                                                               3'h1, 8'h56};
3'h1, 3'h0, 5'h0};
150
151
152
153
                                                                                //`define TEST_BRAM

`ifdef TEST_BRAM

// 2 core BRAMO test
mem[0] = {`VMICR016_OP_MOVI,
mem[1] = {`VMICR016_OP_SW,
mem[3] = {`VMICR016_OP_LW,
``ordif
154
155
                                                                                                                                                                                                                                         3'h0, 8'hC0};
3'h1, 8'hA};
3'h1, 3'h0, 5'h5};
3'h2, 3'h0, 5'h5};
157
158
159
160
161
                                                                                       endif
                                                               end
162
163
                                           end
164
                                           always @(posedge clk) begin
// synchronous WRITE_FIRST (page 13)
165
                                                             167
168
169
170
                                                               end else
171
                                                                                 mem_out <= mem[mem_addr];</pre>
172
173
                                            end
174
                                            // TODO: Reset impl = every clock while reset is asserted, clear each cell one at a time, mem[i++] <= 0
175
177
                         endmodule
```

```
178
179
       module vmicro16_core_mmu # (
180
            parameter MEM_WIDTH = 16,
parameter MEM_DEPTH = 64,
182
      parameter CORE_ID = 3'h0,
  parameter CORE_ID_BITS = `clog2(`CORES)
) (
183
184
185
186
            input clk,
187
188
            input reset,
189
            input req,
190
191
            output busy,
192
            // From core
193
194
            input
                           [MEM_WIDTH-1:0]
                                                mmu_addr,
195
            input
                           [MEM_WIDTH-1:0]
                                                 mmu_in,
196
            input
                                                 mmu we.
197
            input
                                                 mmu_lwex,
            input
198
                                                 mmu_swex,
            output reg [MEM_WIDTH-1:0] mmu_out,
199
200
            // interrupts
output reg [`DATA_WIDTH*`DEF_NUM_INT-1:0] ints_vector,
output reg [`DEF_NUM_INT-1:0] ints_mask,
201
202
203
204
            // TO APB interconnect
output reg [`APB_WIDTH-1:0] M_PADDR,
output reg M_PWRITE
205
206
207
                                                  M_PSELx,
M PENABLE.
208
            output reg
            output reg
output reg [MEM_WIDTH-1:0]
209
210
                                                M_PWDATA,
            // from interconnect
input [MEM_WIDTH-1:0]
211
                                                  M PRDATA
212
213
                                                  M PREADY
            input
      );
            localparam MMU_STATE_T1 = 0;
localparam MMU_STATE_T2 = 1;
localparam MMU_STATE_T3 = 2;
215
216
            reg [1:0] mmu_state
                                             = MMU_STATE_T1;
218
219
            reg [MEM_WIDTH-1:0] per_out = 0;
wire [MEM_WIDTH-1:0] tim0_out;
220
221
222
223
            assign busy = req || (mmu_state == MMU_STATE_T2);
            225
226
227
228
229
230
231
232
233
234
            235
236
237
238
239
240
            wire apb_en
                               = !(|{tim0_en, sreg_en, intv_en, intm_en});
            wire intv_we = (intv_en && mmu_we);
wire intm_we = (intm_en && mmu_we);
241
242
243
244
            // Special register selects
localparam SPECIAL_REGS = 8;
wire [MEM_WIDTH-1:0] sr_val;
245
246
247
248
               Interrupt vector and mask
249
            initial ints_vector = 0;
initial ints_mask = 0;
wire [2:0] intv_addr = mmu_addr[`clog2(`DEF_NUM_INT)-1:0];
always @(posedge clk)
250
251
252
253
254
                 if (intv_we)
                      ints_vector[intv_addr*`DATA_WIDTH +: `DATA_WIDTH] <= mmu_in;</pre>
255
256
            always @(posedge clk)
    if (intm_we)
257
258
                      ints_mask <= mmu_in;
259
260
261
            always @(ints_vector)
262
                 263
264
                      CORE_ID,
ints_vector[0*`DATA_WIDTH +: `DATA_WIDTH],
ints_vector[1*`DATA_WIDTH +: `DATA_WIDTH],
ints_vector[2*`DATA_WIDTH +: `DATA_WIDTH],
265
266
268
```

```
ints_vector[3*`DATA_WIDTH +: `DATA_WIDTH],
ints_vector[4*`DATA_WIDTH +: `DATA_WIDTH],
ints_vector[5*`DATA_WIDTH +: `DATA_WIDTH],
ints_vector[6*`DATA_WIDTH +: `DATA_WIDTH],
ints_vector[7*`DATA_WIDTH +: `DATA_WIDTH]).
269
270
271
272
273
274
275
276
              always @(intm_we)
    $display($time, "\tC%d\t\tintm_we W: %b", CORE_ID, ints_mask);
277
278
              // Output port
always @(*)
   if (t:
279
280
                                 (tim0_en) mmu_out = tim0_out;
281
                     else if (sreg_en) mmu_out = sr_val;
else if (intv_en) mmu_out = ints_vector[mmu_addr[2:0]*\bar{DATA_WIDTH}
282
283
                                                                                          +: `DATA_WIDTH];
284
285
                     else if (intm_en) mmu_out = ints_mask;
                                                 mmu_out = per_out;
286
287
288
               // APB master to slave interface
              always @(posedge clk)
if (reset) begin
mmu_state <= MMU_STATE_T1;
M_PENABLE <= 0;
289
290
291
292
                           M_PADDR <= 0;
M_PWDATA <= 0;
M_PSELx <= 0;
M_PWRITE <= 0;
293
294
295
296
                     end
297
298
                     else
                           casex (mmu_state)

MMU_STATE_T1: begin

if (req && apb_en) begin

M_PADDR <= {mmu_lwe}
299
300
301
302
                                                              <= {mmu_lwex,
                                                                    mmu_swex,
CORE_ID[CORE_ID_BITS-1:0],
303
304
305
                                                                    mmu_addr[MEM_WIDTH-1:0]};
306
                                              M_PWDATA <= mmu_in;</pre>
307
                                              M_PSELx <= 1;
M_PWRITE <= mmu_we;
308
309
310
                                              mmu_state <= MMU_STATE_T2;</pre>
311
312
                                        end
                                 end
313
314
                                 `ifdef FIX_T3
    MMU_STATE_T2: begin
    M_PENABLE <= 1;</pre>
315
316
317
318
                                              if (M_PREADY == 1'b1) begin
    mmu_state <= MMU_STATE_T3;</pre>
319
320
                                              end
321
322
                                        end
323
                                       324
325
326
                                              M_PADDR <= 0;
M_PWDATA <= 0;
327
328
                                              M_PSELx <= 0;
M_PWRITE <= 0;
329
330
                                              // Clock the peripheral output into a reg,
// to output on the next clock cycle
per_out <= M_PRDATA;
331
332
333
                                              per_out
334
335
                                              mmu_state <= MMU_STATE_T1;</pre>
                                        end
336
                                  `else
337
                                       338
330
340
341
                                                    M_PADDR <= 0;
M_PWDATA <= 0;
M_PSELx <= 0;
M_PWRITE <= 0;
342
343
344
345
                                                    // Clock the peripheral output into a reg,
// to output on the next clock cycle
346
347
                                                    per_out
                                                                   <= M_PRDATA;
349
                                                    mmu_state <= MMU_STATE_T1;</pre>
350
                                              end else begin
M_PENABLE <= 1;
351
352
                                              end
353
                                        end
354
                                 `endif
355
356
                           endcase
357
              (* ram_style = "block" *)
vmicro16_bram # (
358
359
```

```
360
                     .MEM_WIDTH (MEM_WIDTH)
                    .MEM_WIDTH (REM_WIDTH),
.MEM_DEPTH (SPECIAL_REGS),
.USE_INITS (0),
.PARAM_DEFAULTS_RO (CORE_I
.PARAM_DEFAULTS_R1 (`CORES
.PARAM_DEFAULTS_R2 (`APB_B
361
362
363
                                                  (CORE_ID),
                    .PARAM_DEFAULTS_R1 (`CORĒS),
.PARAM_DEFAULTS_R2 (`APB_BRAMO_CELLS),
.PARAM_DEFAULTS_R3 (`SLAVES),
364
365
366
367
                     .NAME
                                       ("ram_sr")
              ) ram_sr (
368
                    .clk
369
370
                     .reset
                                       (reset)
                     .mem_addr
                                       (mmu_addr[`clog2(SPECIAL_REGS)-1:0]),
371
                                       (),
372
                     .mem_in
373
                     .mem_we
374
                     .mem_out
                                       (sr_val)
375
376
              // Each M core has a TIMO scratch memory
(* ram_style = "block" *)
377
378
              vmicro16_bram # (
379
                                       (MEM_WIDTH),
                     .MEM_WIDTH
.MEM_DEPTH
.USE_INITS
380
                                       (MEM_DEPTH),
381
                                       (0),
("TIMO")
382
383
                     . NAME
              ) TIMO (
384
                    .clk
                                       (clk),
385
                                       (reset)
386
                     .reset
                                       (mmu_addr[7:0]),
(mmu_in),
(tim0_we),
387
                     .{\tt mem\_addr}
388
                     .mem in
389
                     .mem_we
390
                     .mem_out
                                       (tim0_out)
              ):
391
        endmodule
392
393
394
395
        module vmicro16_regs # (
    parameter CELL_WIDTH
    parameter CELL_DEPTH
396
397
                                                         = 16,
                                                         = 8,
398
              parameter CELL_SEL_BITS
parameter CELL_DEFAULTS
parameter DEBUG_NAME
                                                         = `clog2(CELL_DEPTH),
399
                                                        = 0,
400
401
              parameter CORE_ID
402
              parameter PARAM_DEFAULTS_R0 = 16'h0000,
parameter PARAM_DEFAULTS_R1 = 16'h0000
403
404
        ) (
405
             input clk,
input reset,
// Dual port register reads
input [CELL_SEL_BITS-1:0] rs1, // port 1
output [CELL_WIDTH-1 :0] rd1,
//input [CELL_SEL_BITS-1:0] rs2, // port 2
//output [CELL_WIDTH-1 :0] rd2,
final stage write back
we.
              input clk,
406
407
408
409
410
411
412
413
414
              input [CELL_SEL_BITS-1:0]
415
                                                               wsi,
416
              input [CELL_WIDTH-1:0]
                                                               wd
417
        );
               (* ram_style = "distributed" *)
418
419
              reg [CELL_WIDTH-1:0] regs [0:CELL_DEPTH-1] /*verilator public_flat*/;
420
              // Initialise registers with default values
// Really only used for special registers used by the soc
// TODO: How to do this on reset?
421
422
423
              integer i;
424
425
              initial
                    if (CELL_DEFAULTS)
426
                          $readmemh(CELL_DEFAULTS, regs);
427
                    428
429
430
431
432
433
                           end
434
              `ifdef ICARUS
435
436
                    always @(regs)
                          437
438
439
440
              `endif
441
442
443
              always @(posedge clk)
                    if (reset) begin
  for(i = 0; i < CELL_DEPTH; i = i + 1)
    regs[i] <= 0;
  regs[0] <= PARAM_DEFAULTS_RO;
  regs[1] <= PARAM_DEFAULTS_R1;
end</pre>
444
445
446
447
448
                    end
                    else if (we) begin
450
```

```
451
452
453
                               // Perform the write
regs[ws1] <= wd;</pre>
454
455
456
457
                 // sync writes, async reads
assign rd1 = regs[rs1];
//assign rd2 = regs[rs2];
458
459
460
461
          endmodule
462
          module vmicro16_dec # (
463
                 parameter INSTR_WIDTH = 16
parameter INSTR_OP_WIDTH = 5,
parameter INSTR_RS_WIDTH = 3,
464
465
466
467
                parameter ALU_OP_WIDTH
         ) (
468
                 //input clk, // not used yet (all combinational)
//input reset, // not used yet (all combinational)
469
470
471
                 input [INSTR_WIDTH-1:0]
                                                                   instr.
472
473
                 output [INSTR_OP_WIDTH-1:0] opcode,
output [INSTR_RS_WIDTH-1:0] rd,
output [INSTR_RS_WIDTH-1:0] ra,
474
475
476
                 output [3:0]
output [7:0]
output [11:0]
477
478
                                                                    imm8
                                                                    imm12,
479
                 output [4:0]
480
                                                                    simm5
481
                 // This can be freely increased without affecting the isa output reg [ALU\_OP\_WIDTH-1:0] alu_op,
482
483
484
                 output reg has_imm4,
output reg has_imm8,
485
486
487
                 output reg has_imm12,
                 output reg has_we, output reg has_br,
488
489
                 output reg has_mem,
490
491
                 output reg has_mem_we,
492
                 output reg has_cmp,
493
                 output halt, output intr,
494
495
496
497
                 output reg has_lwex,
498
                 output reg has_swex
499
500
                   ^{\prime\prime} TODO: Use to identify bad instruction and
                 // raise exceptions
//,output is_bad
501
502
         );
503
                 assign opcode = instr[15:11];
assign rd = instr[10:8];
assign ra = instr[7:5];
504
505
506
                 assign imm4
507
                                          = instr[3:0];
                assign imm8 = instr[7:0];
assign imm12 = instr[1:0];
assign simm5 = instr[4:0];
508
509
                 assign simm5
510
511
                // exme_op
always @(*) case (opcode)
    `VMICRO16_OP_SPCL: casez(instr[11:0])
    `VMICRO16_OP_SPCL_NOP,
    `VMICRO16_OP_SPCL_HALT,
    `VMICRO16_OP_SPCL_INTR: alu_op
    '-foult: alu_op
512
513
514
515
516
                                                                              alu_op = `VMICRO16_ALU_NOP;
alu_op = `VMICRO16_ALU_NOP; endcase
517
518
519
                        `VMICRO16_OP_LW:

'VMICRO16_OP_SW:

'VMICRO16_OP_LWEX:

'VMICRO16_OP_SWEX:
                                                                              alu_op = `VMICRO16_ALU_LW;
alu_op = `VMICRO16_ALU_SW;
alu_op = `VMICRO16_ALU_LW;
alu_op = `VMICRO16_ALU_SW;
520
521
522
523
524
                                                                               alu_op = `VMICRO16_ALU_MOV;
alu_op = `VMICRO16_ALU_MOVI;
                        `VMICRO16_OP_MOV:
525
                        `VMICRO16_OP_MOVI:
526
527
                                                                               alu_op = `VMICRO16_ALU_BR;
alu_op = `VMICRO16_ALU_MULT;
                        `VMICRO16_OP_BR:
`VMICRO16_OP_MULT:
528
529
530
                        `VMICRO16_OP_CMP:
`VMICRO16_OP_SETC:
                                                                               alu_op = `VMICRO16_ALU_CMP;
alu_op = `VMICRO16_ALU_SETC;
531
532
533
                        `VMTCRO16 OP BIT:
534
                                                                 casez (simm5)
                               CR016_OP_BIT: casez

VMICR016_OP_BIT_OR:

VMICR016_OP_BIT_XOR:

VMICR016_OP_BIT_AND:

VMICR016_OP_BIT_NOT:

VMICR016_OP_BIT_LSHFT:

VMICR016_OP_BIT_RSHFT:
                                                                                               `VMICRO16_ALU_BIT_OR;
                                                                               alu_op =
535
                                                                               alu_op = `VMICRO16_ALU_BIT_XOR;
alu_op = `VMICRO16_ALU_BIT_AND;
536
537
                                                                               alu_op = \text{VMICRO16_ALU_BIT_NOT;}
alu_op = \text{VMICRO16_ALU_BIT_LSHFT;}
alu_op = \text{VMICRO16_ALU_BIT_RSHFT;}
538
539
                                                                               alu_op = `VMICRO16_ALU_BAD; endcase
541
                                default:
```

```
542
                         CRO16_OP_ARITH_U: casez (simm5)

`VMICRO16_OP_ARITH_UADD: alu_op = `VMICRO16_ALU_ARITH_UADD;

`VMICRO16_OP_ARITH_USUB: alu_op = `VMICRO16_ALU_ARITH_USUB;

`VMICRO16_OP_ARITH_UADDI: alu_op = `VMICRO16_ALU_ARITH_UADDI;
default: alu_op = `VMICRO16_ALU_BAD; endcase
                   `VMICRO16_OP_ARITH_U:
543
544
545
546
                         default:
547
548
                   549
550
551
552
553
554
555
                   default: begin
                         alu_op = `VMICRO16_ALU_NOP;
$display($time, "\tDEC: unknown opcode: %h ... NOPPING", opcode);
556
557
558
559
             endcase
560
561
                'Special opcodes
             // special opcodes
// assign nop == ((opcode == `VMICRO16_OP_SPCL) & (~instr[0]));
assign halt = ((opcode == `VMICRO16_OP_SPCL) & instr[0]);
assign intr = ((opcode == `VMICRO16_OP_SPCL) & instr[1]);
562
563
564
565
             // Register writes
always @(*) case (opcode)
566
567
                  568
569
570
571
572
573
574
                   VMICRO16_OP_ARITH_S,
VMICRO16_OP_SETC,
VMICRO16_OP_BIT,
576
577
                   VMICRO16_OP_MULT:
578
                                                      has_we = 1'b1;
has_we = 1'b0;
                   default:
579
             endcase
580
581
             // Contains 4-bit immediate
always @(*)
582
583
                   if( ((opcode == `VMICRO16_OP_ARITH_U) && (simm5[4] == 0)) || ((opcode == `VMICRO16_OP_ARITH_S) && (simm5[4] == 0)) ) has_imm4 = 1'b1;
584
585
586
                   else
587
588
                         has_imm4 = 1'b0;
589
              // Contains 8-bit immediate
590
             always @(*) case (opcode)

VMICRO16_OP_MOVI,

VMICRO16_OP_BR:
591
592
                                                      has_imm8 = 1'b1;
593
                   default:
594
                                                      has_imm8 = 1'b0;
595
             endcase
596
             //// Contains 12-bit immediate
//always @(*) case (opcode)
// VMICRO16_OP_MOVI_L:
597
598
             // VMICRO10
// default:
                                                       has_imm12 = 1'b1;
has_imm12 = 1'b0;
599
600
601
              //endcase
602
              // Will branch the pc
603
             604
605
606
607
608
             609
610
611
612
613
614
                                                has\_mem = 1'b0;
615
                   default:
             endcase
616
617
             // Requires external memory write
always @(*) case (opcode)
    VMICR016_OP_SW,
618
619
620
                   VMICRO16_OP_SWEX: has_mem_we = 1'b1; default: has_mem_we = 1'b0;
621
622
             endcase
623
624
             625
626
627
628
629
             endcase
630
             // Performs exclusive checks
always @(*) case (opcode)
632
```

```
`VMICRO16_OP_LWEX: has_lwex = 1'b1;
default: has_lwex = 1'b0;
633
634
               endcase
635
636
               637
                                                        has_swex = 1'b1;
638
                     default:
                                                        has_swex = 1'b0;
639
640
               endcase
        endmodule
641
642
643
        module vmicro16_alu # (
    parameter OP_WIDTH = 5,
    parameter DATA_WIDTH = 16,
    parameter CORE_ID = 0
644
645
647
648
649
               // input clk, // TODO: make clocked
650
                                 [OP_WIDTH-1:0] op,
[DATA_WIDTH-1:0] a, // rs1/dst
[DATA_WIDTH-1:0] b, // rs2
               input
651
652
               input
653
               input
                                  [3:0]
654
               input
                                                             flags,
               output reg [DATA_WIDTH-1:0] c
655
656
        );
               localparam TOP_BIT = (DATA_WIDTH-1);
657
               // 17-bit register
reg [DATA_WIDTH:0] cmp_tmp = 0; // = {carry, [15:0]}
658
659
660
               wire r_setc;
661
               always @(*) begin
662
663
                                                 cmp\_tmp = 0;
                                              case (op)
664
                     // branch/nop, output nothing

VMICRO16_ALU_BR,

VMICRO16_ALU_NOP: c = {DATA_WIDT}

// load/store addresses (use value in rd2)
665
666
                                                                   c = \{DATA\_WIDTH\{1'b0\}\};
667
668
669
                       `VMICRO16_ALU_LW,
                      `VMICRO16_ALU_SW:
670
                                                                     c = b;
                      // bitwise operations
VMICRO16_ALU_BIT_OR:
671
                                                                    c = a | b;
c = a ^ b;
c = a & b;
c = ~(b);
672
                     VMICRO16_ALU_BIT_XOR:
VMICRO16_ALU_BIT_AND:
VMICRO16_ALU_BIT_NOT:
673
674
675
                                                                    c = a << b;
c = a >> b;
                     VMICRO16_ALU_BIT_LSHFT:
VMICRO16_ALU_BIT_RSHFT:
676
677
678
                     `VMICRO16_ALU_MOV:
`VMICRO16_ALU_MOVI:
`VMICRO16_ALU_MOVI_L:
679
                                                                     c = b;
680
681
682
                     `VMICRO16_ALU_ARITH_UADD: c = a + b;
`VMICRO16_ALU_ARITH_USUB: c = a - b;
// TODO: ALU should have simm5 as input
`VMICRO16_ALU_ARITH_UADDI: c = a + b;
683
684
685
686
687
                      `ifdef DEF_ALU_HW_MULT
688
                             `VMICRO16_ALU_MULT: c = a * b;
689
                      `endif
690
691
                      692
693
694
                      VMICRO16_ALU_ARITH_SSUBI: c = $signed(a) - $signed(b);
695
696
                      `VMICRO16_ALU_CMP: begin
697
                            // TODO: Do a-b in 17-bit register
// Set zero, overflow, carry, signed bits in result
698
699
                            cmp_tmp = a - b;
c = 0;
700
701
702
                            // N Negative condition code flag
// Z Zero condition code flag
// C Carry condition code flag
// V Overflow condition code flag
c[`VMICRO16_SFLAG_N] = cmp_tmp[TOP_BIT];
c[`VMICRO16_SFLAG_Z] = (cmp_tmp == 0);
c[`VMICRO16_SFLAG_C] = 0; //cmp_tmp[TOP_BIT+1]; // not used
703
704
705
706
707
708
709
710
                            // Overflow flag
// https://stackoverflow.com/questions/30957188/
// https://github.com/bendl/prco304/blob/master/prco_core/rtl/prco_alu.v#L50
case(cmp_tmp[TOP_BIT+1:TOP_BIT])
    2'b01: c['WMICR016_SFLAG_V] = 1;
    2'b10: c['VMICR016_SFLAG_V] = 0;
    default: c['VMICR016_SFLAG_V] = 0;
711
713
714
715
716
717
718
719
                             $display($time, "\tC%02h: ALU CMP: %h %h = %h = %b", CORE_ID, a, b, cmp_tmp, c[3:0]);
720
721
                      `VMICRO16_ALU_SETC: c = { {15{1'b0}}, r_setc };
723
```

```
724
                 // TODO: Parameterise
default: begin
725
726
                      $display($time, "\tALU: unknown op: %h", op);
727
                                 = 0;
728
                      C
                      cmp\_tmp = 0;
729
                 end
730
731
                            endcase
732
                            end
733
734
           branch setc_check (
                .flags
.cond
                                 (flags),
(b[7:0]),
735
736
737
                 .en
                                 (r_setc)
            ):
738
       endmodule
739
740
      // flags = 4 bit r_cmp_flags register
// cond = 8 bit VMICRO16_OP_BR_? value. See vmicro16_isa.v
module branch (
   input [3:0] flags,
   input [7:0] cond,
741
742
743
744
745
            output reg en
746
          747
      );
748
749
750
751
752
753
754
755
756
757
758
759
760
761
      endmodule
762
763
764
      module vmicro16 core # (
765
            parameter DATA_WIDTH
766
            parameter MEM_INSTR_DEPTH = 64,
parameter MEM_SCRATCH_DEPTH = 64,
767
768
            parameter MEM_WIDTH
                                                 = 16.
769
      parameter CORE_ID
770
                                                 = 3'h0
771
772
            input
773
774
            input
                             reset,
775
            output [7:0] dbug,
776
            output
                             halt.
778
779
           // interrupt sources
input ['DEF_NUM_INT-1:0] ints,
input ['DEF_NUM_INT*'DATA_WIDTH-1:0] ints_data,
output ['DEF_NUM_INT-1:0] ints_ack,
780
781
782
783
784
            // APB master to slave interface (apb_intercon) output [`APB_WIDTH-1:0] w_PADDR,
785
786
787
            output
                                                 w_PWRITE,
                                                 w_PSELx,
788
            output
789
            output
                                                 w_PENABLE,
790
            output
                      [DATA_WIDTH-1:0]
                                                 w_PWDATA,
                                                 w_PRDATA,
791
            input
                      [DATA_WIDTH-1:0]
                                                 w_PREADY
792
            input
793
      794
795
796
            output reg
                                                     w2_PWRITE,
w2_PSELx,
w2_PENABLE,
797
798
            output reg
            output reg
799
            output reg [DATA_WIDTH-1:0] input [DATA_WIDTH-1:0]
                                                    w2_PWDATA,
w2_PRDATA,
w2_PREADY
800
801
            input
802
            input
       endif
803
      );
804
            localparam STATE_IF = 0;
805
            localparam STATE_R1 = 1;
806
            localparam STATE_R2 = 2;
localparam STATE_ME = 3;
localparam STATE_WB = 4;
807
808
809
810
            localparam STATE_FE = 5;
           localparam STATE_IDLE = 6;
localparam STATE_HALT = 7;
reg [2:0] r_state = STATE_IF;
811
812
814
```

```
= 16'h0000;
= 16'h0000;
                   [DATA_WIDTH-1:0] r_pc
[DATA_WIDTH-1:0] r_pc_saved
[DATA_WIDTH-1:0] r_instr
815
             reg
816
             reg
                                                              = 16'h0000;
817
             reg
                   [DATA_WIDTH-1:0] w_mem_instr_out;
818
819
             wire
                                           w_halt;
820
             assign dbug = {7'h00, w_halt};
assign halt = w_halt;
821
822
823
            wire [4:0]
wire [4:0]
wire [2:0]
824
                                           r_instr_opcode;
825
                                           r_instr_alu_op;
                                           r_instr_rsd;
r_instr_rsa;
826
             wire [2:0]
827
828
             reg
                    [DATA_WIDTH-1:0] r_instr_rdd = 0;
             reg [DATA_WIDTH-1:0] r_instr_rda = 0;
wire [3:0] r_instr_imm4;
829
830
             wire [7:0]
wire [4:0]
831
                                           r_instr_imm8;
                                           r_instr_simm5;
r_instr_has_imm4;
r_instr_has_imm8;
832
833
             wire
834
             wire
835
             wire
                                           r_instr_has_we;
                                           r_instr_has_br;
r_instr_has_cmp;
836
             wire
             wire
837
838
             wire
                                           r_instr_has_mem;
                                           r_instr_has_mem_we;
r_instr_halt;
839
             wire
             wire
840
                                           r_instr_has_lwex;
841
             wire
             wire
842
                                           r_instr_has_swex;
843
             wire [DATA_WIDTH-1:0] r_alu_out;
844
845
            wire [DATA_WIDTH-1:0] r_mem_scratch_addr = $signed(r_alu_out) + $signed(r_instr_simm5);
wire [DATA_WIDTH-1:0] r_mem_scratch_in = r_instr_rdd;
846
847
                                           848
             wire [DATA_WIDTH-1:0] r_mem_scratch_out;
849
             wire
850
             reg
851
             wire
                                           r_mem_scratch_busy;
852
             reg [2:0]
                                           r_reg_rs1 = 0;
853
             854
855
856
                                r_reg_rd2;
857
             wire [DATA_WIDTH-1:0] r_reg_wd = (r_instr_has_mem) ? r_mem_scratch_out : r_alu_out; wire r_reg_we = r_instr_has_we && (r_state == STATE_WB);
858
859
             wire
860
             // branching
861
                             w_intr;
w_branch_en;
w_branching
862
             wire
863
             wire
                                                = r_instr_has_br && w_branch_en;
= 4'h00; // N, Z, C, V
864
             wire
             reg [3:0] r_cmp_flags
865
866
            867
868
869
             // 2 cycle register fetch
always @(*) begin
870
871
872
                  r_reg_rs1 = 0;
if (r_state == STATE_R1)
873
                  r_reg_rs1 = r_instr_rsd;
else if (r_state == STATE_R2)
874
875
876
                       r_reg_rs1 = r_instr_rsa;
877
                  else
878
                       r_reg_rs1 = 3'h0;
             end
879
880
            reg regs_use_int = 0;
  ifdef DEF_ENABLE_INT
wire ['DEF_NUM_INT*'DATA_WIDTH-1:0] ints_vector;
wire ['DEF_NUM_INT-1:0] ints_mask;
881
882
883
                                                              ints_mask;
has_int = ints & ints_mask;
884
885
             wire
             reg int_pending = 0;
886
            reg int_pending_ack = 0;
always @(posedge clk)
if (int_pending_ack)
// We've now branched to the isr
887
888
889
890
                  int_pending <= 0;
else if (has_int)
    // Notify fsm to switch to the ints_vector at the last stage</pre>
891
892
                  // Notify Jsm to switch to the ints_vector
int_pending <= 1;
else if (w_intr)
    // Return to Interrupt instruction called,
    // so we've finished with the interrupt</pre>
893
894
895
896
                        // so we've finished with the interrupt int_pending <= 0;
897
898
             `endif
899
900
            // Next program counter logic
reg [`DATA_WIDTH-1:0] next_pc = 0;
always @(posedge clk)
901
902
903
                  if (reset)
904
                        r_pc <= 0;
905
```

```
906
                                else if (r_state == STATE_WB) begin
  `ifdef DEF_ENABLE_INT
907
                                           if (int_pending) begin
908
                                                     909
910
                                                               ints_vector[0 +: `DATA_WIDTH]);
911
                                                         / TODO: check bounds
912
                                                     // TUDU: cneck
// Save state
913
                                                    <= r_pc + 1;
914
915
916
                                                     int_pending_ack <= 1;</pre>
                                                    // Jump to ISR r_pc
917
                                                                                           <= ints_vector[0 +: `DATA_WIDTH];</pre>
918
                                                    end
920
921
                                                    922
923
924
925
926
                                                     int_pending_ack <= 0;</pre>
                                           end else
927
                                              endif
928
                                          if (w_branching) begin
    $display($time, "\tc%02h: branching to %h", CORE_ID, r_instr_rdd);
    r_pc <= r_instr_rdd;</pre>
929
930
931
932
                                                     `ifdef DEF_ENABLE_INT
933
                                                             int_pending_ack <= 0;</pre>
934
                                                     `endif
935
                                           end else if (r_pc < (MEM_INSTR_DEPTH-1)) begin
936
                                                    // normal increment
// pc <= pc + 1
937
938
939
                                                                                            <= r_pc + 1;
                                                    r_pc
940
                                                     `ifdef DEF_ENABLE_INT
941
                                                             int_pending_ack <= 0;</pre>
                                                     `endif
943
                                          end
944
                                end
end // end r_state == STATE_WB
else if (r_state == STATE_HALT) begin
    ifdef DEF_ENABLE_INT
    // Only an interrupt can return from halt
    // duplicate code form STATE_ME!
    if (int_pending) begin
        $display($time, "\tC%02h: Jumping to ISR: %h", CORE_ID, ints_vector[0 +: `DATA_WIDTH]);
946
947
948
949
950
                                                     $display($time, "\tC%
// TODO: check bounds
// Save state
951
952
953
                                                                                           <= r_pc;// + 1; HALT = stay with same PC
954
                                                     r_pc_saved
                                                     regs_use_int <= 1;
int_pending_ack <= 1;
955
956
                                                    // Jump to ISR r_pc
957
                                                                                            <= ints_vector[0 +: `DATA_WIDTH];</pre>
958
                                           end else if (w_intr) begin
    $\frac{1}{2} \text{substite} = \frac{1}{2} \text{substite} =
959
960
961
962
                                                     int_pending_ack <= 0;</pre>
963
                                           end
964
                                             endif
965
966
                                end
967
968
             `ifndef DEF_CORE_HAS_INSTR_MEM
969
                       initial w2_PSELx = 0;
initial w2_PENABLE = 0;
970
971
                        initial w2_PADDR = 0;
972
             `endif
973
                        // cpu state machine
974
                       always @(posedge clk)
if (reset) begin
975
976
                                          r_state
                                                                                        <= STATE_IF;
977
                                                                                       <= 0;
978
                                           r_instr
                                           r_mem_scratch_req <= 0;
r_instr_rdd <= 0;</pre>
979
                                          r_instr_rdd
r_instr_rda
980
981
982
                                 end
983
                                 else begin
984
              `ifdef DEF_CORE_HAS_INSTR_MEM
                                          if (r_state == STATE_IF) begin
    r_instr <= w_mem_instr_out;</pre>
986
987
988
                                                               $display("");
$display($time, "\tC%02h: PC: %h", CORE_ID, r_pc);
$display($time, "\tC%02h: INSTR: %h", CORE_ID, w_mem_instr_out);
989
990
991
992
                                                               r_state <= STATE_R1;
993
                                          end
994
              `else
996
                                           // wait for global instruction rom to give us our instruction
```

```
if (r_state == STATE_IF) begin
   // wait for ready signal
   if (!w2_PREADY) begin
 997
 998
 999
                                      w2_PSELx <= 1;
w2_PWRITE <= 0;
w2_PENABLE <= 1;
1000
1001
1002
                                w2_PENABLE <= 1;
w2_PWDATA <= 0;
w2_PADDR <= r_pc;
end else begin
w2_PSELx <= 0;
w2_PWRITE <= 0;
w2_PENABLE <= 0;
1003
1004
1005
1006
1007
1008
                                       w2_PWDATA <= 0;
1009
1010
                                      r_instr <= w2_PRDATA;
1011
1012
                                      $display("");
$display($time, "\tC%02h: PC: %h", CORE_ID, r_pc);
$display($time, "\tC%02h: INSTR: %h", CORE_ID, w2_PRDATA);
1013
1014
1015
1016
1017
                                      r_state <= STATE_R1;
                                 end
1018
1019
1020
         `endif
1021
                           else if (r_state == STATE_R1) begin
1022
                                if (w_halt) begin
    $display("");
    $display("");
1023
1024
1025
                                       $display($time, "\tC%02h: PC: %h HALT", CORE_ID, r_pc);
1026
1027
                                       r_state <= STATE_HALT;</pre>
                                r_state <= STATE_HALT;
end else begin
// primary operand
r_instr_rdd <= r_reg_rd1;
r_state <= STATE_R2;
1028
1029
1030
1031
                                end
1032
1033
                          end
1034
1035
1036
1037
1038
1039
1040
                                 if (r_instr_has_mem) begin
                                                              <= STATE_ME;
                                      r_state
// Pulse req
1041
1042
                                       r_mem_scratch_req <= 1;
1043
1044
                                 end else
                                      r_state <= STATE_WB;</pre>
1045
1046
1047
                           else if (r_state == STATE_ME) begin
                                // Pulse req
r_mem_scratch_req <= 0;
1048
1049
                                // Wait for MMU to finish if (!r_mem_scratch_busy)
1050
1051
                                      r_state <= STATE_WB;
1052
1053
                           end
                          else if (r_state == STATE_WB) begin
    if (r_instr_has_cmp) begin
        $display($time, "\tc%02h: CMP: %h", CORE_ID, r_alu_out[3:0]);
        r_cmp_flags <= r_alu_out[3:0];</pre>
1054
1055
1056
1057
1058
1059
1060
                                r_state <= STATE_FE;</pre>
                           end
1061
1062
                           else if (r_state == STATE_FE)
                           r_state <= STATE_IF;
else if (r_state == STATE_HALT) begin
ifdef DEF_ENABLE_INT
1063
1064
1065
                                      if (int_pending) begin
1066
1067
                                            r_state <= STATE_FE;
                                       end
1068
                                `endif
1069
1070
                          end
                    end
1071
1072
         `ifdef DEF_CORE_HAS_INSTR_MEM
1073
               // Instruction ROM
(* rom_style = "distributed" *)
1074
1075
               vmicro16_bram # (
.MEM_WIDTH
.MEM_DEPTH
1076
                                             (DATA_WIDTH).
1077
                                             (MEM_INSTR_DEPTH),
1078
                     .CORE_ID
                                             (CORE_ID),
1079
                     .USE_INITS
.NAME
                                             (1),
("INSTR_MEM")
1080
1081
               ) mem_instr (
1082
                                             (clk).
1083
                     .clk
                     .reset
// port 1
.mem_addr
1084
                                             (reset),
1085
                                             (r_pc),
(0),
1086
1087
                     .mem_in
```

```
(1'b0), // ROM
1088
                    .mem_we
1089
                    .mem_out
                                           (w_mem_instr_out)
1090
1091
         `endif
1092
              // MMU
1093
              vmicro16_core_mmu #
1094
                                           (DATA_WIDTH),
(MEM_SCRATCH_DEPTH),
(CORE_ID)
1095
                    .MEM_WIDTH
.MEM_DEPTH
1096
1097
                    .CORE_ID
1098
              ) mmu (
                    .clk
                                           (clk)
1099
                                           (reset),
1100
                    .reset
1101
                     .req
                                           (r_mem_scratch_req)
1102
                    .busy
                                           (r_mem_scratch_busy),
                    // interrupts
1103
1104
                    .ints_vector
                                           (ints_vector),
                    .ints_mask
// port 1
1105
                                           (ints_mask),
1106
1107
                    .mmu_addr
                                           (r_mem_scratch_addr),
1108
                    .{\tt mmu\_in}
                                           (r_mem_scratch_in),
                                           (r mem scratch we).
1109
                    .mmii we
                    .mmu_lwex
                                           (r_instr_has_lwex),
1110
1111
                    .mmu_swex
                                           (r_instr_has_swex)
                                           (r_mem_scratch_out),
r to slave
1112
                    .mmu out
                    // APB maste
.M_PADDR
1113
                                           (w_PADDR),
1114
                                           (w_PWRITE),
(w_PSELx),
(w_PENABLE),
1115
                    .M PWRITE
                     .M_PSELx
1116
                     .M_PENABLE
1117
                                           (w_PWDATA),
(w_PRDATA),
1118
                    .M_PWDATA
                     .M PRDATA
1119
                    .M_PREADY
                                           (w_PREADY)
1120
1121
              ):
1122
              // Instruction decoder
1123
1124
              vmicro16_dec dec (
                    // input
1125
                                           (r_instr),
1126
                    // output async
1127
                                           (),
(r_instr_rsd),
(r_instr_rsa),
1128
                     .opcode
1129
                    .rd
1130
                    .ra
                    .imm4
                                           (r_instr_imm4)
1131
1132
                    .imm8
                                           (r_instr_imm8),
                    .imm12
                                           (),
1133
                    .simm5
                                           (r_instr_simm5)
1134
                                           (r_instr_slmms),
(r_instr_has_imm4),
(r_instr_has_imm8),
(r_instr_has_we),
(r_instr_has_br),
(r_instr_has_cmp),
(r_instr_has_cmp)
1135
                     .alu_op
                     .has_imm4
1136
1137
                    .has_imm8
                    .has_we
1138
1139
1140
                    .has_cmp
                                           (r_instr_has_mem),
(r_instr_has_mem_we),
(w_halt),
1141
                     .has_mem
                     .has_mem_we
1142
                    .halt
1143
                                           (w_intr),
(r_instr_has_lwex),
(r_instr_has_swex)
1144
                     .intr
1145
                     .has_lwex
                     .has_swex
1146
1147
1148
              // Software registers
1149
              vmicro16_regs # (
    .CORE_ID (CORE_ID),
    .CELL_WIDTH ( DATA_WIDTH)
1150
1151
1152
1153
              ) regs (
1154
                    clk
                                     (clk)
                    .reset (reset),
// async port 0
.rs1 (r_reg_rs1),
1155
1156
1157
                    .rd1 (r_1
// async port 1
//.rs2 (/
//.rd2 (/
// write port
                                     (r_reg_rd1_s),
1158
1159
1160
1161
                                        (),
1162
                                     (r_reg_we && ~regs_use_int),
(r_instr_rsd),
1163
1164
                    .ws1
1165
                    .wd
                                     (r_reg_wd)
1166
1167
              \begin{tabular}{ll} // & Interrupt & replacement & registers \\ \tt `ifdef & DEF\_ENABLE\_INT \\ \end{tabular}
1168
1169
              1170
1171
1172
1173
1174
              ) regs_intr (
                                     (clk)
1175
                    .clk
                    .reset
                                     (reset),
1176
                    // async port 0
1178
                    .rs1
                                     (r_reg_rs1),
```

```
.rd1 (r_reg_rd1_i),
// async port 1
//.rs2 (),
//.rd2 (),
// write port
.we (r_reg_we && r
1179
1180
1181
1182
1183
                                   (r_reg_we && regs_use_int),
(r_instr_rsd),
(r_reg_wd)
1184
1185
                   .ws1
1186
                   .wd
             );
endif
1187
1188
1189
             // ALU
vmicro16_alu # (
    .CORE_ID(CORE_ID)
) alu (
1190
1191
1192
1193
                  1194
1195
\frac{1196}{1197}
1198
1199
             );
1200
1201
             1202
1203
1204
1205
             );
1206
1207
1208
        endmodule
```

REFERENCES 66

### References

[1] V. Subramanian, "Multiple gate field-effect transistors for future CMOS technologies," *IETE Technical review*, vol. 27, no. 6, pp. 446–454, 2010.

- [2] M. J. Flynn, Computer architecture: Pipelined and parallel processor design. Jones & Bartlett Learning, 1995.
- [3] Tech Differences, "Difference between loosely coupled and tightly coupled multiprocessor system (with comaprison chart)," Jul 2017. [Online]. Available: https://techdifferences.com/difference-between-loosely-coupled-and-tightly-coupled-multiprocessor-system.html (Accessed 2019-04-20).
- [4] L. Benini and G. De Micheli, "Networks on Chips: A new SoC paradigm," *Computer*, vol. 35, pp. 70–78, 02 2002.
- [5] D. Zhu, L. Chen, S. Yue, T. M. Pinkston, and M. Pedram, "Balancing On-Chip Network Latency in Multi-application Mapping for Chip-Multiprocessors," in 2014 IEEE 28th International Parallel and Distributed Processing Symposium, May 2014, pp. 872–881.
- [6] N. Chatterjee, S. Paul, and S. Chattopadhyay, "Fault-tolerant dynamic task mapping and scheduling for network-on-chip-based multicore platform," ACM Transactions on Embedded Computing Systems, vol. 16, pp. 1–24, 05 2017.
- [7] Xilinx, Spartan-6 FPGA Block RAM Resources, Xilinx.
- [8] Altera, Recommended HDL Coding Styles QII51007-9.0.0, Altera.
- [9] B. Lancaster, "FPGA-based RISC Microprocessor and Compiler," vol. 3.14, pp. 37–50. [Online]. Available: https://github.com/bendl/prco304 (Accessed March 2018).
- [10] Terasic Technologies, "SoC Platform Cyclone DE1-SoC Board." [Online]. Available: https://www.terasic.com.tw/cgi-bin/page/archive.pl?Language=English&No=836 (Accessed 2019-04-20).
- [11] *MiniSpartan6+*, Scarab Hardware, 2014. [Online]. Available: https://www.scarabhardware.com/minispartan6/ (Accessed 2019-04-20).
- [12] P. Kocher, D. Genkin, D. Gruss, W. Haas, M. Hamburg, M. Lipp, S. Mangard, T. Prescher, M. Schwarz, and Y. Yarom, "Spectre attacks: Exploiting speculative execution," arXiv preprint arXiv:1801.01203, 2018.
- [13] A. Palchaudhuri and R. S. Chakraborty, High Performance Integer Arithmetic Circuit Design on FPGA: Architecture, Implementation and Design Automation. Springer, 2015, vol. 51.
- [14] A. S. Tanenbaum, Structured Computer Organization. Pearson Education India, 2016.
- [15] V. Salauyou and M. Gruszewski, "Designing of hierarchical structures for binary comparators on fpga/soc," in *IFIP International Conference on Computer Information Systems and Industrial Management.* Springer, 2015, pp. 386–396.