

Multi-core RISC Processor Design and Implementation (Rev. 2.02)

ELEC5881M - Interim Report

Ben David Lancaster

Student ID: 201280376

Submitted in accordance with the requirements for the degree of
Master of Science (MSc)
in Embedded Systems Engineering

Supervisor: Dr. David Cowell

Assessor: Mr David Moore

University of Leeds

School of Electrical and Electronic Engineering

June 27, 2019

Word count: 4689

Abstract

This interim report details the 4-month progress on a project to design, implement, and verify, a multi-core FPGA RISC processor. The project has been split into two stages: firstly to build a functional single-core RISC processor, and then secondly to add multiprocessor principles and functionality to it.

Current multiprocessor and network-on-chip communication methods have been discussed and how they could be included in this multi-core RISC design. To-date, a 16-bit instruction set architecture has been designed featuring common load/store instructions, comparison, and bitwise operations. A single-core processor has been implemented in Verilog and verified using simulations/test benches running various simple software programs.

Future tasks have been planned and will focus on the second stage of the project. Work will start on designing a loosely coupled multiprocessor communication interface and bringing them to the single-core processor.

Revision History

Date	Version	Changes
10/04/2019	2.02	Update future stages.
05/04/2019	2.01	Fix processor RTL diagram.
04/04/2019	2.00	Initial processor RTL diagram.
01/04/2019	1.00	Initial section outline.

Document revisions.

Declaration of Academic Integrity

The candidate confirms that the work submitted is his/her own, except where work which has formed part of jointly-authored publications has been included. The contribution of the candidate and the other authors to this work has been explicitly indicated in the report. The candidate confirms that appropriate credit has been given within the report where reference has been made to the work of others.

This copy has been supplied on the understanding that no quotation from the report may be published without proper acknowledgement. The candidate, however, confirms his/her consent to the University of Leeds copying and distributing all or part of this work in any forms and using third parties, who might be outside the University, to monitor breaches of regulations, to verify whether this work contains plagiarised material, and for quality assurance purposes.

The candidate confirms that the details of any mitigating circumstances have been submitted to the Student Support Office at the School of Electronic and Electrical Engineering, at the University of Leeds.

Name: Ben David Lancaster

Date: June 27, 2019

Table of Contents

1	Introduction	4
1.1	Why Multi-core?	4
1.2	Why RISC?	5
1.3	Why FPGA?	5
2	Background	6
2.1	Amdahl's Law and Parallelism	6
2.2	Loosely and Tightly Coupled Processors	6
2.3	Network-on-chip Architectures	7
3	Project Overview	9
3.1	Project Deliverables	9
3.1.1	Core Deliverables (CD)	9
3.1.2	Extended Deliverables (ED)	10
3.2	Project Timeline	11
3.2.1	Project Stages	11
3.2.2	Project Stage Detail	12
3.2.3	Timeline	13
3.3	Resources	13
3.3.1	Hardware Resources	13
3.3.2	Software Resources	14
3.4	Legal and Ethical Considerations	15
4	Current Progress	16
4.1	RISC Core	16
4.1.1	Instruction Set Architecture	16
4.1.2	Design and Implementation	19
4.1.3	Verification	23
5	Future Work	24
5.1	Project Status	24
5.1.1	Updated Project Time Line	25
5.1.2	Future Work	25
6	Conclusion	27
	References	28
	Appendix A - Code Listing	29

Chapter 1

Introduction

1.1 Why Multi-core?	4
1.2 Why RISC?	5
1.3 Why FPGA?	5

This project will detail the design, implementation, and verification, of a new multi-core RISC processor aimed at FPGA devices. This project was chosen due to my interest in processor design, in which I have only previously designed single-core RISC processors and wish to extend this knowledge to gain a basic understanding of multi-core communication, design considerations, and the limitations of parallelism first hand.

I will use this opportunity to further develop my knowledge of FPGA and processor design by implementing, designing, and verifying, a multi-core RISC processor from scratch, including the design of a communication interface between multiple cores.

1.1 Why Multi-core?

Moore's Law states that the number of transistors in a chip will double every 2 years []. CPU designers would utilize the additional transistors to add more pipeline stages in the processor to reduce the propagation delay [] which would allow for higher clock frequencies.

The size of transistors have been decreasing [] and today can be manufactured in sub-10 nanometer range. However, the extremely small transistor size increases electrical leakage and other negative effects resulting in unreliability and potential damage to the transistor []. The high transistor count produces large amounts of heat and requires increasing power to supply the chip. These trade-offs are currently managed by reducing the input voltage, utilising complex cooling techniques, and reducing clock frequency. These factors limit the performance of the chip significantly. These are contributing factors to Moore's Law *slowing* down. The capacity limit of the current-generation planar transistors is approaching and so in order for performance increases to continue, other approaches such as alternate transistor technologies like Multigate transistors [1], software and hardware optimisations, and multi-processor architectures are employed.

This report will focus on the latter: to produce a small multi-core processor that can utilise software-based parallelism to gain performance benefits, compared to a larger single-core design.

1.2 Why RISC?

RISC architectures feature simpler and fewer instructions compared to CISC, which emphasises instructions that perform larger tasks. A single CISC instruction might be performed with multiple RISC instructions. Because of the fewer and simpler instructions, RISC machines rely heavily on software optimisations for performance. RISC instruction sets are based on load/store architectures, where most instructions are either register-to-register or memory reading and writing [?]. This constraint greatly reduces complexity.

RISC architectures are easier to design implement, especially for beginners, due to their simpler instructions that share the same pipeline, compared to CISC where there may be different pipeline for each instruction, which would greatly consume FPGA resources.

1.3 Why FPGA?

Field programmable gate arrays (FPGA) are a great choice for prototyping digital logic designs due to their programmable nature and quick development times.

My previous experience with FPGAs in previous projects will reduce risk and learning times and allow for more time to be spent on adding and extending features (discusses further in section 3.1).

FPGAs, however, may not be suitable for prototyping all register-transistor logic (RTL) projects. Larger RTL projects, such as large commercial processors, may greatly exceed the logic cell resources available in today's high-end FPGA devices and may only be prototyped through silicon fabrication, which can be expensive. This resource limitation will not be problem as the project aims to produce a small and minimal design specifically for learning about multi-core architectures.

Chapter 2

Background

2.1 Amdahl's Law and Parallelism	6
2.2 Loosely and Tightly Coupled Processors	6
2.3 Network-on-chip Architectures	7

2.1 Amdahl's Law and Parallelism

In many applications, not restricted to software, there may exist many opportunities for processes or algorithms to be performed in parallel. These algorithms can be split into two parts: a serial part that cannot be parallelised, and a part that can be parallelised. Amdahl's Law defines a formula for calculating the maximum *speedup* of a process with potential parallelism opportunities when ran in parallel with n many processors. Speedup is a term used to describe the potential performance improvements of an algorithm using an enhanced resource (in this case, adding parallel processors) compared to the original algorithm. Amdahl's Law is defined below, where the potential speedup S_p is dependant on the portion of program that can be parallelised p and the number of processing cores n :

$$S_p = \frac{1}{(1 - p) + \frac{p}{n}} \quad (2.1)$$

This formula will be used throughout the project to gauge the performance of the multi-core design running various software algorithms.

2.2 Loosely and Tightly Coupled Processors

Multiprocessor systems can be generalised into two architectures: loosely and tightly coupled, and each architecture has advantages and disadvantages. In loosely coupled systems, each processing node is self-contained – each node has its own dedicated memory and IO modules. Communication between nodes is performed over a *Message Transfer System (MTS)* [?] in a master-slave control architecture.

Scalability in loosely coupled systems is generally easier to implement as each node can simply be appended to the shared MTS interface without large modifications to the rest of the system. Scalability is an important concern in this project as I wish to test the developed solution with a range of processing nodes.

As loosely coupled system's nodes feature their own memory and IO modules, they generally perform better in cases where interaction between nodes is not prominent – each node can store a separate part of the software program in its memory module allowing simultaneous executing of the program.

In scenarios where inter-node communication is prominent however, access to the MTS interface must be scheduled to avoid access conflicts which introduces delays and idle times in the software programs execution, resulting in lower throughput. Figure 2.1 shows a general layout of a loosely coupled multiprocessor system.

Tightly coupled systems feature processing nodes that do not have their own dedicated memory or IO modules – each node is directly connected to a shared memory module using a dedicated port. In scenarios where inter-node communication is prominent, tightly coupled systems are generally better suited as nodes are directly connected to a shared memory and do not need to wait to use a shared bus.




Figure 2.1: A loosely coupled multiprocessor system. Each node features its own memory and IO modules and uses a Message Transfer System to perform inter-node communication. Image source: [?].




Figure 2.2: A tightly coupled multiprocessor system. Nodes are directly connected to memory and IO modules. Image source: [?].

This project will utilise a loosely coupled architecture due to its easier scalability implementation and my previous experience with the design of single-core processors. Although it will require a scheduler to access the MTS, the experience and knowledge gained from this task will be greatly beneficial for future projects.

2.3 Network-on-chip Architectures

Network-on-chip (NoC) architectures implement on-chip communication mechanisms that are based on network communication principles, such as routing, switching, and massive scalability [?]. NoC's can generally support hundreds to millions of processing cores. Figure 2.3 shows an example 16-core network-on-chip architecture. NoC's can scale to very large sizes while not sacrificing performance because each processor core is able to drive the network rather than needing to wait for a shared bus to become free before doing so.

The greater the number of cores in a network-on-chip design, the greater quality of service (QoS) problems arise. As such, network-on-chip architectures suffer the same problems as networks, such as fairness and throughput [?].




Figure 2.3: A multiprocessor network-on-chip architecture with 16 processing nodes. Nodes are connected in a grid formation with routers and links. Image source: [?].

Chapter 3

Project Overview

3.1	Project Deliverables	9
3.1.1	Core Deliverables (CD)	9
3.1.2	Extended Deliverables (ED)	10
3.2	Project Timeline	11
3.2.1	Project Stages	11
3.2.2	Project Stage Detail	12
3.2.3	Timeline	13
3.3	Resources	13
3.3.1	Hardware Resources	13
3.3.2	Software Resources	14
3.4	Legal and Ethical Considerations	15

This chapter discusses the the project's requirements, goals, and structure.

3.1 Project Deliverables

The project's deliverables are split into two sections: core deliverables (CD) – each deliverable must be satisfied for the project to be a minimum viable product (MVP), and extended deliverables (ED) – deliverables that are not required for a MVP – features that only improve upon an existing feature.

3.1.1 Core Deliverables (CD)

The project's core deliverables are described below.

CD1 Design a compact 16-bit RISC instruction set architecture.

The instruction set will be the primary interface to control the processor from software. An instruction set will be required to implement the custom multi-core communication interface.

It was decided to design a new instruction set rather than to extend an existing architecture as this will increase my knowledge of the constraints to consider when designing instruction sets and processors.

CD2 Design and implement a Verilog RISC core that implements the ISA in [CD1](#).

The Verilog RISC core will be able to run software program written for the instruction set architecture.

CD3 Design and implement an on-chip interconnect for multi-core processing (2 to 32 cores) using the RISC core from CD2.

The interconnect will be a chief requirement to enable multi-core communication. The interconnect should support up to 32 cores, however FPGA implementation constraints may limit this due to limited resources.

The interconnect will control communication between the cores to enable software parallelism.

CD4 Analyse performance of serial and parallel software algorithms, such as parallel DFT, on the processor.

To evaluate the effectiveness of the developed solution, a serial and parallel implementation of a simple computing algorithm (parallel reduction, sorting) will be ran on the processor and it's performance analysed. Effectiveness will be rated on total algorithm run-time and the speed-up gained by adding more cores.

CD5 Allow the RISC core to be easily compiled to multiple FPGA vendors (Xilinx, Altera).

The developed solution should be generic and portable to allow it to be used across a wide-range of FPGA vendors and devices.

Verilog is a generic implementation-independent hardware-description language and so designing implementation specific modules is recommended.

A key consideration for this requirement is to consider the varying hard IP provided by the FPGA vendors (such as BRAM, ethernet, and PCIe [? ?]). To overcome this problem, the developed Verilog code will conditionally compile where vendor specific requirements are present.

3.1.2 Extended Deliverables (ED)

The project's extended deliverables are described below.

ED1 Design a RISC core with an instructions-per-clock (IPC) rating of at least 1.0 (a single-cycle CPU).

ED2 Design a RISC core with a pipe-lined data path to increase the design's clock speed.

ED3 Design a scalable multi-core interconnect supporting arbitrary (more than 32) RISC core instances (manycore) using Network-on-Chip (NoC) architecture.

ED4 Design a compiler-backend for the PRCO304 [?] compiler to support the ISA from1 CD1. This will make it easier to build complex multi-core software for the processor.

ED5 The RISC core can communicate to peripherals via a memory-mapped addresses using the Wishbone bus.

ED6 Implement various memory-mapped peripherals such as UART, GPIO, LCD, to aid visual representation of the processor during the demonstration viva.

ED7 Store instruction memory in SPI flash.

ED8 Reprogram instruction memory at runtime from host computer.

ED9 Processor external debugger using host-processor link.

3.2 Project Timeline

3.2.1 Project Stages

The project is split up into many stages to aid planning and management of the project. There are 8 unique stage areas: 1. Initial project conception; 2 Basic RISC core development; 3. Extended RISC core development; 4. Multi-core development; 5. Processor quality-of-life (QoL) improvements; 6. Compiler development; 7. Demo preparation, and 8. Final report.

The project stages are shown in Table 3.1.

Stage	Title	Start Date	Days	Core	Applicable Deliverables
1.0	Research	Feb 04	7	x	
1.1	Requirement gathering/review	Feb 11	14	x	
1.1	Processor specification, architecture, ISA	Feb 18	100	x	CD1
1.2	Stage/Time Allocation Planning	Feb 25	7	x	
2.1	Decoder, Register Set, impl & integration	Feb 25	14	x	CD2
2.2	Register set impl & integration	Mar 04	14	x	CD2
2.3	Local memory impl & integration	Mar 11	14	x	CD2
3.1	Memory mapped register layout & impl	Apr 01	21		ED5
3.2	Wishbone peripheral bus connected to MMU	Apr 08	21		ED5
3.3	Pipelined implementation and verification	Apr 15	21		ED2
3.4	Cache memory design & impl	Apr 22	28		ED2
4.1	Multi-core communication interface	TBD	TBD	x	CD3
4.2	Shared-memory controller	TBD	TBD	x	CD3
4.3	Scalable multi-core interface (10s of cores)	TBD	TBD	x	CD3
4.4	Multi-core example program (reduction)	TBD	TBD	x	CD4
5.1	SPI-FPGA interface for OTG programming	TBD	TBD		ED7
5.2	FPGA-PC interfacing	TBD	TBD		ED9
5.3	FPGA-PC debugging (instruction breakpoints)	TBD	TBD		ED9
6.1	Compiler backend for vmicro16	TBD	TBD		ED4
6.2	Compiler support for multi-core codegen	TBD	TBD		ED4
7.1	Wishbone peripherals for demo	TBD	TBD	x	CD4
8.1	Final Report	TBD	TBD	x	

Table 3.1: Project stages throughout the life cycle of the project.

3.2.2 Project Stage Detail

Stages 1.0 through 1.2 – Research and Project Conception

These stages cover initial research of existing problems and solutions in the multiprocessor area. The instruction set architecture is also proposed that later stages will implement.

Stages 2.1 through 2.3 – Processor module Design, Implementation, and Integration

These stages cover the design, implementation, and integration of key processor core modules such as the instruction decoder, register sets and local memory. Integration of all the modules is a challenging task because some modules have both asynchronous and synchronous signals that need to be timed correctly in order for other modules to receive valid data. An example of this is the register set which has asynchronous read ports that are later clocked in the instruction decode stage.

Stages 3.1 through 3.4 – Advanced Processor Implementation

These stages add advanced features to the processor to provide a more functional product. Although these stages are classified as extended, their technical requirement to design and implement is not great and so are have time allocations in the project schedule. The extended features that these stages introduce are: pipelined processor stages – to drastically increase processor performance; provide a memory-mapped peripheral interface through the MMU; provide a Wishbone master interface to the MMU – allowing external peripherals such as GPIO and LCD displays to be utilised in a modular fashion; and to implement a cache memory for each processor core.

Stages 4.1 through 4.4 – Multiprocessor Functionality

These stages are dedicated to adding multiprocessor functionality using a loosely coupled architecture to the processor.

Stages 5.1 through 5.3 – Debugging Features

These stages cover debugging features and are classified as extended due to the large development time required to implement them as well as not being related to multiprocessor systems.

Stages 6.1 through 6.2 – Compiler Backends

These stages cover the implementation of a compiler backend to ease software writing and programming of the processor.

Stage 7.1 – Wishbone Peripherals

Additional Wishbone peripherals, such as SPI and timers will be added to produce a more useful multiprocessor system.

Stage 8.1 – Final Report

This stage is dedicated to the final report write-up. It is expected to be an iterative task that is active throughout the lifespan of the project.

3.2.3 Timeline

The project stages from Table 3.1 are displayed below in a Gantt chart.




Figure 3.1: Project stages in a Gantt chart.

3.3 Resources

This section describes the hardware and software resources required to fulfil the project.

3.3.1 Hardware Resources

Core deliverable **CD5** requires the designed RISC core to be implemented and demonstrated on multiple FPGA devices. Although my design should synthesise for physical IC implementation, due to high costs and lengthy production times, it is not a primary development target. Due to having past experience with Xilinx FPGAs from my placement work and experience with Altera from university modules it was decided to target the Xilinx Spartan 6 XC6SLX9 and the Altera Cyclone V.

Terasic DE1-SoC Development Board

The Terasic DE1-SoC development board features a large Cyclone V FPGA and many peripherals, such as seven-segment displays, 64 MB SDRAM, ADCs, and buttons and switches, which will aid demonstration of the project. The development board is available through the university so the cost is negligible. Figure 3.2 shows the peripherals (green) available to the FPGA.

Minispartan 6+ FPGA Development Board

The Minispartan 6+ is a hobbyist FPGA development board with fewer peripherals than the DE1-SoC. The board features a Xilinx Spartan 6 XC6LX9 which has far fewer resources than the DE1-




Figure 3.2: Terasic DE1-SoC development board featuring the Altera Cyclone V FPGA and many peripherals. Image source: [2].

SoC's Cyclone V however it's simplicity and my familiarity with Xilinx's software suite will speed up development. The development board is shown in Figure 3.3.




Figure 3.3: Minispartan-6+ development board featuring the Xilinx Spartan 6 XC6SLX9. Note that the XC6SLX9 and XC6SLX25 FPGAs share the same board. Image source: [3].

3.3.2 Software Resources

Intel Quartus

Intel Quartus Prime is a paid-for SoC, CPLD, and FPGA software suite targeting Intel's Stratix, Arria, and Cyclone based FPGAs. The university provides student licences which will be used via VPN.

Xilinx ISE Webpack

Xilinx ISE Webpack is Xilinx's free software suite for FPGA development for Spartan 6 based FPGAs. Due to ISE's intuitive and fast work flow, most of the initial simulation and verification processes will be performed using ISE. This will greatly improve development times.

Verilator

Verilator is an open-source Verilog to C++ transpiler which provides a C++ interface to simulate Verilog modules and read/write values similar to a test bench. Verilator will be used for specific modules within the RISC core such as the ALU and decoder as Verilator is useful when performing exhaustive verification.

3.4 Legal and Ethical Considerations

The RISC core is designed to be used as an academic research and educational tool to aid learning and understanding of RISC and multi-core machines. It should not be used for roles where mission critical or safety is a factor.

The processor does not provide any memory protection features and any software running on the processor has full access to all memory.

The processor does not store/track/predict software instructions. The processor uses pipelining techniques to improve performance which results in future instructions entering the pipeline even if the software's logical sequence does not include these instructions. This could result in security vulnerabilities similar to Intel's Spectre vulnerability [4].

Chapter 4

Current Progress

4.1	RISC Core	16
4.1.1	Instruction Set Architecture	16
4.1.2	Design and Implementation	19
4.1.3	Verification	23

This chapter discusses the current progress made towards the project, including designs, implementation, and current results.

4.1 RISC Core

Following the project time line described in section 3.2, the first couple months have been dedicated to the design and implementation of the instruction set architecture and RISC core with stages 1-3. Good progress has been made in both deliverables, the ISA and the RISC core, and the progress is on-time with the initial project time line. The core has been nicknamed *Vmicro16* – short for Verilog microprocessor 16-bit.

4.1.1 Instruction Set Architecture

A 16-bit instruction set architecture (ISA) has been designed using an iterative approach. There currently exists 32 unique instructions covering most generic RISC operations (add, load/store, branch, compare, etc.) and at least 16 opcodes available to be provide multi-core communication and functionality. This number should be adequate to support these features when the work begins on the multi-core project stages (stages 4-7).

Design Goals

Having past experience designing and implementing ISAs for previous projects, I wanted to use that knowledge to design an even more efficient and compact instruction set that could provide much greater functionality. The technical design goals of the ISA are described below:

ISA1 Use a fixed width of 16-bits for all instructions.

This will significantly reduce RTL resources and encourage efficiency by not wasting spare bits. In addition, many SPI flash and RAMs support 16-bit wide data reads which will allow each instruction fetch to only require one clock cycle, thus increasing processor performance.

ISA2 Be able to select at least two registers for common instructions.

This will reduce the number of required instructions to manipulate register data. A disadvantage of using two instead of three register selects is that instructions are always destructive – they always *destroy* existing data in the destination register (e.g. $R0 = \text{ADD } R0 \ R1$) unlike constructive instructions that provide a unique register select for the destination (e.g. $R2 = \text{ADD } R0 \ R1$).

ISA3 Reduce bit-space for frequently used instructions (MOV, MOVI, ADD).

Due to the 16-bit limit, two register selects, and immediate values, the opcode bits are reduced resulting in fewer unique instructions. To overcome this constraint, spare bits in other instructions will be appended to the opcode bits to extend the opcode range. This however, will require a more complex decoder that must first switch the opcode, then switch any spare bits to determine the final opcode. This method will significantly increase the number of unique instructions provided by the instruction set.

ISA4 Provide frequently used actions as options for existing instructions.

In software, frequently used actions include incrementing/decrementing by 1 and performing logical comparisons which usually take more than one instruction on some RISC architectures. As they are common actions, the instruction overhead and time may be significant and can affect performance. To provide a solution to this problem, in addition to using spare bits to extend the opcode range, spare bits will be used to signify a frequently used action action to be performed by the ALU.

As shown in Figure 4.1, frequently used commands such as incrementing/decrementing and logical comparisons are provided by setting spare bits to special values. For example, the instructions ARITH_UADDI and ARITH_SSUBI extend the ARITH_U and ARITH_S opcodes by filling the spare bit, 4. If this bit is not set (0), the instruction allows for a 4-bit immediate value to be added in addition to the two register selects. The 4-bit immediate allows adding a small number to the ALU which is useful in the case of software for loops where an increment/decrement of more than 1 is required.

Another example is the SETC instruction. Inspired by Intel's x86 SETCC, the instructions sets the destination register to zero or one depending on the result of the CMP instruction's flags. Without this instruction, multiple branches would be required to convert the comparison's flags to logical zeros and ones.

ISA5 Provide instructions for performing bitwise manipulations.

RISC processors are commonly used for microprocessing and microcontroller actions which typically includes bit manipulation. The ISA provides bitwise OR, XOR, AND, NOT, and shifting instructions under a single opcode to fill this need.

ISA6 Provide instructions for explicitly performing signed and unsigned arithmetic.

Performing signed and unsigned arithmetic is a key requirement for RISC applications and so it was decided to provide such instructions. Software programmers can easily switch between signed and unsigned arithmetic by setting bit 11 in the ARITH instruction family. Being able to change between signed and unsigned arithmetic instructions by changing a single bit will make the RISC processor's decoder module smaller and less complex.

Without explicit unsigned and signed instructions, extra instructions would be required to perform addition and subtraction. In addition, due to two's complement representation of

signed numbers, the highest immediate operand value would be halved, resulting in more instructions to reach the desired value.

	15-11	10-8	7-5	4-0	rd ra simm5
	15-11	10-8	7-0		rd imm8
	15-11	10-0			nop
	15	14:12	11:0		extended immediate
NOP	00000		X		
LW	00001	Rd	Ra	s5	Rd <= RAM[Ra+s5]
SW	00010	Rd	Ra	s5	RAM[Ra+s5] <= Rd
BIT	00011	Rd	Ra	s5	bitwise operations
BIT_OR	00011	Rd	Ra	00000	Rd <= Rd Ra
BIT_XOR	00011	Rd	Ra	00001	Rd <= Rd ^ Ra
BIT_AND	00011	Rd	Ra	00010	Rd <= Rd & Ra
BIT_NOT	00011	Rd	Ra	00011	Rd <= ~Ra
BIT_LSHFT	00011	Rd	Ra	00100	Rd <= Rd << Ra
BIT_RSHFT	00011	Rd	Ra	00101	Rd <= Rd >> Ra
MOV	00100	Rd	Ra	X	Rd <= Ra
MOVI	00101	Rd		i8	Rd <= i8
ARITH_U	00110	Rd	Ra	s5	unsigned arithmetic
ARITH_UADD	00110	Rd	Ra	11111	Rd <= uRd + uRa
ARITH_USUB	00110	Rd	Ra	10000	Rd <= uRd - uRa
ARITH_UADDI	00110	Rd	Ra	0AAAA	Rd <= uRd + Ra + AAAA
ARITH_S	00111	Rd	Ra	s5	signed arithmetic
ARITH_SADD	00111	Rd	Ra	11111	Rd <= sRd + sRa
ARITH_SSUB	00111	Rd	Ra	10000	Rd <= sRd - sRa
ARITH_SSUBI	00111	Rd	Ra	0AAAA	Rd <= sRd - sRa + AAAA
BR	01000	Rd		i8	conditional branch
BR_U	01000	Rd		0000 0000	Any
BR_E	01000	Rd		0000 0001	Z=1
BR_NE	01000	Rd		0000 0010	Z=0
BR_G	01000	Rd		0000 0011	Z=0 and S=0
BR_GE	01000	Rd		0000 0100	S=0
BR_L	01000	Rd		0000 0101	S != 0
BR_LE	01000	Rd		0000 0110	Z=1 or (S != 0)
BR_S	01000	Rd		0000 0111	S=1
BR_NS	01000	Rd		0000 1000	S=0
CMP	01001	Rd	Ra	X	SZO <= CMP(Rd, Ra)
SETC	01010	Rd	Ra	X	Rd <= Imm8 == SZO ? 1 : 0
MOVI_LARGE	1	Rd	i12		Rd <= i12

Figure 4.1: Initial Vmicro16 16-bit instruction set architecture. Coloured regions represent instruction families (bitwise, branching, arithmetic, etc.).

The ISA table is shown in Figure 4.1. The top 5 bits (15-11) are dedicated to the opcode resulting in 32 unique values. Currently only the bits 14-11 are used (NOP to SETC) leaving the top bit spare. Initially, this bit was reserved to indicate an extended immediate instruction, MOVI12, supporting a large 12-bit immediate value, however later in the design it was decided that the top bit would indicate special instructions dedicated for multi-core operation. This leaves 16 spare unique opcodes for this purpose.

4.1.2 Design and Implementation

The RISC core design is a traditional 5-stage processor (fetch, decode, execute, memory, write-back).

To satisfy [CD5](#), the Verilog code will be self-contained in a single file. This reduces the hierarchical complexity and eases cross-vendor project set-up as only a single file is required to be included. A disadvantage with this single file approach is that some external Verilog verification tools that I plan to use, such as Verilator, do not currently support multiple Verilog modules (due to an unfixed bug) within a single file.




Figure 4.2: Vmicro16 RISC 5-stage RTL diagram showing: instruction pipelining (data passed forward through clocked register banks at each stage); branch address calculation; ALU operand calculation (rd2 or imm); and program counter incrementing.

Instruction and Data Memory

The design uses separate instruction and data memories similar to a Harvard architecture computer. This architecture was chosen due because I find it easier to implement.

Register File

To support design goal [ISA2](#), the register set features a dual-port read and single-port write. This allows instructions to read 2 registers simultaneously for any instruction. The single-port write allows the instruction output to be written to the register file.

Pipelining

The extended deliverable [ED1](#), to provide atleast 1 instructions per clock. Previous processor designs of mine have all required multiple clocks per instruction as it is a lot easier to implement. Modern processors today can output 1 or more instructions per clock through the use of instruction pipelining. This technique increases throughput of the processor by performing each stage in parallel. In this pipeline, instructions still travel through each stage in the same order, the difference is that the fetch stage does not wait for the final stage to complete and so fetches a new instruction every clock cycle, resulting in each stage operating on new data every clock cycle. To extend my knowledge in CPU pipelining, extended deliverable [ED1](#) is proposed.

Instruction pipelining is harder to implement as data and control hazards can occur. Data hazards occur when instructions are dependant on the output of a previous instruction that has not left the pipeline, for example a register dependency. Methods to detect this hazard include checking if the register selects in the decode stage are present in future stages of the pipeline. If this check is true, then the current instruction depends on an instruction in the pipeline, and the processor can either wait until the dependant instruction has left the pipeline (i.e. has been written back to registers) or insert a NOP that will produce a *bubble* in the pipeline allowing the final stage to execute before the dependant instruction continues.

Control hazards occur when conditional or interrupt branching instructions are in the pipeline and their result has not been calculated yet. This results in preceding instructions entering the pipeline when they should not be executed due to the conditional branch. To detect this hazard, for instructions that perform branching or conditional execution, a global flag is set. When the outcome of the conditional check is performed, stages after decode are allowed to commit their results. Fortunately this technique is fairly simple implement.

This project's RISC processor implements these two hazard detectors and solutions to resolve them. The data hazard resolver implements a `valid` signal that is passed forward from stage to stage. This signal is low when a hazard has occured and indicates that receiving stage should not operate on the previous stage's data. Each stage's `valid` signal is dependant on the previous stages `valid` signal. This allows future stages to stall when a hazard is detected in previous stages. A diagram of the implementation of these hazards in the processor is shown in [Figure 4.3](#).

Memory Management Unit

It was decided to use a memory management unit (MMU) to make it easier and extensible to communicate with external peripherals or additional registers. This method would transparently use the




Figure 4.3: Pipeline data hazard detection. The register selects are passed forward through each stage and compared to the IDEX (latest instruction) register selects. If they match, the latest instruction depends on the output of an instruction in the pipeline, the IFID and IDEX stages are stalled to allow the instruction in the pipeline to commit.

existing LW/SW instructions which removes the requirement for a unique instruction for each peripheral.

Proposed Memory Mapped Addresses

The peripheral addresses are currently based on classes. For example, a memory-mapped address may use the upper byte to address a peripheral and the lower byte to address a register/function in that peripheral.

Later in the project, I plan to rewrite the addressing scheme to use a simpler address format which is closer to commonly used peripheral addressing schemes used today. The proposed memory mapped addresses for each system and peripheral are listed below.

Address (16-bit aligned)	Peripheral Name
0x0000	NOP (reads returns 0, writes do nothing)
0x00ZZ	Per-core scratch RAM (ZZ = 8-bit RAM address)
0x0100	Extended Core Registers 1
0x0200	Extended Core Registers 2
0x03ZZ	Wishbone Master controller select (ZZ contains 8-bit wishbone slave address)
0x1XYZ	Master core controller (X = slave select, Y = instruction, Z = data)

Table 4.1: Provisional memory-mapped addresses table.

ALU Design

The Vmicro16's ALU is an asynchronous module that has 3 inputs: data a; data b; and opcode op, and outputs data value c. The ALU is able to operate on both register data (rd1 and rd2) and immediate values. A switch is used to set the b input to either the rd2 or imm value from the previous stage.

Currently, the ALU does not store flags to indicate overflow, equality, or zero values in the module itself. Instead the ALU outputs the result of the CMP, which calculates such flags, to be written back to the register set in the write-back stage. This means that in order to perform a conditional operation, such as a branch, the register containing the CMP flags must be included in the instruction.




Figure 4.4: Vmicro16 ALU diagram showing clocked inputs from the previous IDEX stage being

The Verilog implementation of the ALU is shown in Figure 4.5. The ALU's asynchronous output is clocked with other registers, such as destination register rs1 and other control signals, in the EXME register bank.

```

322     //`define TEST_BRAM
323     `ifdef TEST_BRAM
324     // 2 core BRAM0 test
325     mem[0] = {`VMICRO16_OP_MOVI,    3'h0, 8'hC0};
326     mem[1] = {`VMICRO16_OP_MOVI,    3'h1, 8'hA};
327     mem[2] = {`VMICRO16_OP_SW,      3'h1, 3'h0, 5'h5};
328     mem[3] = {`VMICRO16_OP_LW,      3'h2, 3'h0, 5'h5};
329     `endif
330 end
331
332 always @(posedge clk) begin
333     // synchronous WRITE_FIRST (page 13)
334     if (mem_we) begin
335         mem[mem_addr] <= mem_in;

```

Figure 4.5: Vmicro16's ALU implementation named vmicro16_alu. vmicro16.v

Decoder Design

Instruction decoding occurs in the between the IFID and IDEX stages. The decoder extracts register selects and operands from the input instruction. The decoder outputs are asynchronous which allows the register selects to be passed to the register set and register data to be read asynchronously. The register selects and register read data is then clocked into the IDEX register bank.


```

224 mem[24] = 16'h3fa1;
225 mem[25] = 16'h28a0;
226 mem[26] = 16'h10df;
227 mem[27] = 16'h08dc;
228 mem[28] = 16'h0800;
229 mem[29] = 16'h08dd;
230 mem[30] = 16'h0800;
231 mem[31] = 16'h08de;
232 mem[32] = 16'h0800;
233 mem[33] = 16'h08de;
234 mem[34] = 16'h0800;
235 mem[35] = 16'h3fa1;
236 mem[36] = 16'h10e0;
237 mem[37] = 16'h2830;
238 mem[38] = 16'h0be0;
239 mem[39] = 16'h37a1;
240 mem[40] = 16'h307f;
241 mem[41] = 16'h3fa1;
242 mem[42] = 16'h10e0;
243 mem[43] = 16'h08df;
244 mem[44] = 16'h0be0;
245 mem[45] = 16'h37a1;

```

Figure 4.6: Vmicro16's decoder module code showing nested bit switches to determine the intended opcode. vmicro16.v

In Figure 4.6, it can be seen that the first 8 opcode cases are represented using the same 15-11 bits, however the VMICR016_OP_BIT instructions require another bit range to be compared to determine the output opcode.

4.1.3 Verification

Currently, the only verification method used is manual inspection of the output waveforms of a test bench. For now, it is easier and faster to spot erroneous states by hand due to the large complexity of the pipeline. Later in the project, automatic test benches will be utilised.

Known Bugs

Known bugs exist within the RISC core however none are critical as they can be easily avoided in software.

BUG1 Stall detection does not consider load/store instructions.

Due to instruction pipelining techniques used by the processor and lack of address checking in the EXME and MEWB stages, LW instructions immediately after SW instructions:

```
SW R0 (R2+16)
```

```
LW R1 (R2+16)
```

will not return the previously stored value. In addition, because of the target address is calculated by the ALU (e.g. R2+16), detecting matching addresses at IFID and IDEX stage is not trivial, and because of this, a hardware fix is not planned for the final version. It is possible to overcome this problem in software by placing at least 5 NOP instructions after each SW.

5.1.1 Updated Project Time Line

The project table described in section 3.2 did not allocate times for stages 4.1 and later. This was due to expected high demand from other modules and exams in this time period and so it was decided to not allocate times that would later not be followed.

Now that this time period is closer, time allocations have been assigned for stages 4, 7, and 8. The state of stage 5's extended deliverables, to implement debugging interfaces, have changed from *Unknown* to *Cancelled* due to expected high workload from other modules in the next month. The cancellation of these stages will not severely affect the final functionality of the deliverable however it will make debugging the processor slightly more difficult. It was decided to remove these extended features to allow for more time to be spent on core functionality.

The updated project status is shown in Table 5.1 and in Figure 5.2.

5.1.2 Future Work

May and early June are reserved for work on other modules and preparation for exams. From mid-June, work will resume on verifying the end of stage 3 and then work will start on stage 4 (focussed on designing and implementing multiprocessor features). After stage 4, software algorithms will be compiled for the ISA and evaluated against Amdahl's Law.




Figure 5.2: Updated project time gantt chart showing time allocations for stage 4.

Stage	Title	Start Date	Core	Status
1.0	Research	Feb 04	x	Completed
1.1	Requirement gathering/review	Feb 11	x	Completed
1.1	Processor specification, architecture, ISA	Feb 18	x	Completed
1.2	Stage/Time Allocation Planning	Feb 25	x	Completed
2.1	Decoder, Register Set, impl & integration	Feb 25	x	Completed
2.2	Register set impl & integration	Mar 04	x	Completed
2.3	Local memory impl & integration	Mar 11	x	Completed
3.1	Memory mapped register layout & impl	Apr 01		On-going
3.2	Wishbone peripheral bus connected to MMU	Apr 08		On-going
3.3	Pipeline implementation and verification	Apr 15		On-going
3.4	Cache memory design & impl	Apr 22		Cancelled
4.1	Multi-core communication interface	Jun 05	x	Planned
4.2	Shared-memory controller	Jun 05	x	Planned
4.3	Scalable multi-core interface (10s of cores)	Jul 01	x	Planned
4.4	Multi-core example program (reduction)	Jul 10	x	Planned
5.1	SPI-FPGA interface for OTG programming	TBD		Cancelled
5.2	FPGA-PC interfacing	TBD		Cancelled
5.3	FPGA-PC debugging (instruction breakpoints)	TBD		Cancelled
6.1	Compiler backend for vmicro16	TBD		Unknown
6.2	Compiler support for multi-core codegen	TBD		Unknown
7.1	Wishbone peripherals for demo	Aug 01	x	Planned
8.1	Final Report	Jun 05	x	Planned

Table 5.1: Updated project stages.

Chapter 6

Conclusion

With the end of Moore's Law looming, processor designers must use other strategies to continue improving performance of processors – multiprocessor and parallelism being a primary strategy. This projects sets out to improve my knowledge on multiprocessor communication by designing, implementing, and verifying a multiprocessor – and I believe starting from scratch is the best way to accomplish this learning task.

To date, a compact 16-bit RISC instruction set has been designed and implemented in a Verilog single-core processor. Whilst single-core verification is still on-going, good progress has been made and extended deliverables from stage 3, such as instruction pipelining and memory-mapped peripherals via a Wishbone bus, has been implemented successfully.

Stage 5's extended deliverables and the cache memory have been cancelled but they do not effect the core functionality of the processor. The planned project time-line for future stages is realistic and accomplishing the project's goals appears achievable.

References

- [1] V. Subramanian, "Multiple gate field-effect transistors for future cmos technologies," *IETE Technical review*, vol. 27, no. 6, pp. 446–454, 2010.
- [2] T. Technologies, "Soc platform - cyclone - de1-soc board." [Online]. Available: <https://www.terasic.com.tw/cgi-bin/page/archive.pl?Language=English&No=836>
- [3] *MiniSpartan6+*, Scarab Hardware, 2014. [Online]. Available: <https://www.scarabhardware.com/minispartan6/>
- [4] P. Kocher, D. Genkin, D. Gruss, W. Haas, M. Hamburg, M. Lipp, S. Mangard, T. Prescher, M. Schwarz, and Y. Yarom, "Spectre attacks: Exploiting speculative execution," *arXiv preprint arXiv:1801.01203*, 2018.
- [5] J. Balkind, M. McKeown, Y. Fu, T. Nguyen, Y. Zhou, A. Lavrov, M. Shahradeh, A. Fuchs, S. Payne, X. Liang *et al.*, "Openpiton: An open source manycore research framework," in *ACM SIGARCH Computer Architecture News*, vol. 44, no. 2. ACM, 2016, pp. 217–232.
- [6] N. Satish, M. Harris, and M. Garland, "Designing efficient sorting algorithms for manycore gpus," in *2009 IEEE International Symposium on Parallel & Distributed Processing*. IEEE, 2009, pp. 1–10.
- [7] S. Binet, P. Calafiura, S. Snyder, W. Wiedenmann, and F. Winklmeier, "Harnessing multicores: Strategies and implementations in atlas," in *Journal of Physics: Conference Series*, vol. 219, no. 4. IOP Publishing, 2010, p. 042002.

Appendix A - Code Listing

vmicro16.v

The single core RISC processor is defined in this file. It contains many submodules such as the decoder and local memory.

```
1 // This file contains multiple modules.
2 // Verilator likes 1 file for each module
3 /* verilator lint_off DECLFILENAME */
4 /* verilator lint_off UNUSED */
5 /* verilator lint_off BLASEQ */
6 /* verilator lint_off WIDTH */
7
8 // Include Vmicro16 ISA containing definitions for the bits
9 `include "vmicro16_isa.v"
10
11 `include "clog2.v"
12 `include "formal.v"
13
14
15 (* keep_hierarchy = "yes" *)
16 (* dont_touch = "yes" *)
17 module vmicro16_bram_ex_apb # (
18     parameter BUS_WIDTH = 16,
19     parameter MEM_WIDTH = 16,
20     parameter MEM_DEPTH = 64,
21     parameter CORE_ID_BITS = 3
22 ) (
23     input clk,
24     input reset,
25
26     // 19 18 16 15 0
27     // | LWEX | 3 bit CORE_ID | S_PADDR |
28     input [(1 + CORE_ID_BITS + (BUS_WIDTH-1):0) S_PADDR,
29
30     input S_PWRITE,
31     input S_PSELx,
32     input S_PENABLE,
33     input [BUS_WIDTH-1:0] S_PWDATA,
34
35     output [BUS_WIDTH-1:0] S_PRDATA,
36     output S_PREADY
37 );
38 // exclusive flag checks
39 wire [MEM_WIDTH-1:0] mem_out;
40 wire [MEM_WIDTH-1:0] mem_out_ex;
41
42 always (*)
43     if (we && lwex)
44         // SWEEX
45         // return 0 or 1
46
47 assign S_PRDATA = (S_PSELx & S_PENABLE) ? mem_out_ex : 16'h0000;
48 assign S_PREADY = (S_PSELx & S_PENABLE) ? 1'b1 : 1'b0;
49 assign we = (S_PSELx & S_PENABLE & S_PWRITE);
50
51 // Similar to:
52 // http://infocenter.arm.com/help/index.jsp?topic=/com.arm.doc.dui0204f/Cihbghef.html
53
54 // mem_wd is the CORE_ID sent in bits [18:16]
55 localparam TOP_BIT_INDEX = (1 + CORE_ID_BITS + (BUS_WIDTH-1);
56 localparam PADDR_CORE_ID_MSB = TOP_BIT_INDEX - 1;
57 localparam PADDR_CORE_ID_LSB = PADDR_CORE_ID_MSB - (CORE_ID_BITS-1);
58
59 // [LWEX, CORE_ID, mem_addr] from S_PADDR
60 wire lwex = S_PADDR[TOP_BIT_INDEX];
61 wire [CORE_ID_BITS-1:0] addr_is_ex;
62 wire [CORE_ID_BITS-1:0] mem_wd = S_PADDR[PADDR_CORE_ID_MSB:PADDR_CORE_ID_LSB];
63 wire [BUS_WIDTH-1:0] mem_addr = S_PADDR[BUS_WIDTH-1:0];
64
65 // Exclusive flag for each memory cell
66 (* keep_hierarchy = "yes" *)
67 vmicro16_regs # (
68     // Each cell is for storing the CORE_ID of the core
69     // that has exclusive access
70     .CELL_WIDTH (CORE_ID_BITS),
71     // Same number of cells as the memory
72     .CELL_DEPTH (MEM_DEPTH),
73     // register exclusive
74     .DEBUG_NAME ("REX")
75 ) ex_flags (
76     .clk (clk),
77     .reset (reset),
78     // async port 0
79     .rs1 (mem_addr),
80     .rd1 (addr_is_ex),
81     // async port 1
```

```

82         //rs2          (),
83         //rd2          (),
84         // write port
85         .we             (lwe && we),
86         .ws1            (mem_addr),
87         .wd              (r_reg_wd)
88     );
89
90     // Check exclusive access flags
91     always @(posedge clk)
92     if (we && ex_en)
93         // SWEX
94         //
95
96     always @(*)
97     if (S_PSELx && S_PENABLE)
98         $display($time, "\t\tMEM => %h", mem_out);
99
100    always @(posedge clk)
101    if (we)
102        $display($time, "\t\tBRAM[%h] <= %h", S_PADDR, S_PWDATA);
103
104    vmicro16_bram # (
105        .MEM_WIDTH  (MEM_WIDTH),
106        .MEM_DEPTH  (MEM_DEPTH),
107        .NAME        ("BRAM")
108    ) bram_apb (
109        .clk         (clk),
110        .reset        (reset),
111
112        .mem_addr     (S_PADDR),
113        .mem_in        (S_PWDATA),
114        .mem_we        (we),
115        .mem_out       (mem_out)
116    );
117 endmodule
118
119
120 (* keep_hierarchy = "yes" *)
121 (* dont_touch = "yes" *)
122 module vmicro16_bram_apb # (
123     parameter BUS_WIDTH    = 16,
124     parameter MEM_WIDTH    = 16,
125     parameter MEM_DEPTH    = 64,
126     parameter APB_PADDR    = 0
127 ) (
128     input clk,
129     input reset,
130     // APB Slave to master interface
131     input  [`clog2(MEM_DEPTH)-1:0] S_PADDR,
132     input                               S_PWRITE,
133     input                               S_PSELx,
134     input                               S_PENABLE,
135     input [BUS_WIDTH-1:0]           S_PWDATA,
136
137     output [BUS_WIDTH-1:0]           S_PRDATA,
138     output                               S_PREADY
139 );
140     wire [MEM_WIDTH-1:0] mem_out;
141
142     assign S_PRDATA = (S_PSELx & S_PENABLE) ? mem_out : 16'h0000;
143     assign S_PREADY = (S_PSELx & S_PENABLE) ? 1'b1 : 1'b0;
144     assign we       = (S_PSELx & S_PENABLE & S_PWRITE);
145
146     always @(*)
147     if (S_PSELx && S_PENABLE)
148         $display($time, "\t\tMEM => %h", mem_out);
149
150     always @(posedge clk)
151     if (we)
152         $display($time, "\t\tBRAM[%h] <= %h", S_PADDR, S_PWDATA);
153
154     vmicro16_bram # (
155         .MEM_WIDTH  (MEM_WIDTH),
156         .MEM_DEPTH  (MEM_DEPTH),
157         .NAME        ("BRAM")
158     ) bram_apb (
159         .clk         (clk),
160         .reset        (reset),
161
162         .mem_addr     (S_PADDR),
163         .mem_in        (S_PWDATA),
164         .mem_we        (we),
165         .mem_out       (mem_out)
166     );
167 endmodule
168
169
170 // This module aims to be a SYNCHRONOUS, WRITE_FIRST BLOCK RAM
171 // https://www.xilinx.com/support/documentation/user_guides/ug473_7Series_Memory_Resources.pdf
172 // https://www.xilinx.com/support/documentation/user_guides/ug383.pdf
173 // https://www.xilinx.com/support/documentation/sw_manuals/xilinx2016_4/ug901-vivado-synthesis.pdf
174 (* keep_hierarchy = "yes" *)
175 module vmicro16_bram # (
176     parameter MEM_WIDTH    = 16,
177     parameter MEM_DEPTH    = 64,
178     parameter CORE_ID      = 0,
179     parameter NAME          = "BRAM"
180 ) (
181     input clk,
182     input reset,
183
184     input  [`clog2(MEM_DEPTH)-1:0] mem_addr,
185     input [MEM_WIDTH-1:0] mem_in,
186     input                               mem_we,
187     output reg [MEM_WIDTH-1:0] mem_out
188 );
189     // memory vector
190     reg [MEM_WIDTH-1:0] mem [0:MEM_DEPTH-1];
191
192     // not synthesizable
193     integer i;
194     initial begin
195         for (i = 0; i < MEM_DEPTH; i = i + 1) mem[i] = 0;
196         //$readmemh("../test.hex", mem);
197     end

```



```

198     `define TEST_COMPILER
199     `ifdef TEST_COMPILER
200         mem[0] = 16'h2f3f;
201         mem[1] = 16'h2903;
202         mem[2] = 16'h4100;
203         mem[3] = 16'h3fa1;
204         mem[4] = 16'h16e0;
205         mem[5] = 16'h26e0;
206         mem[6] = 16'h3fa1;
207         mem[7] = 16'h2890;
208         mem[8] = 16'h10d9;
209         mem[9] = 16'h3fa1;
210         mem[10] = 16'h2891;
211         mem[11] = 16'h10da;
212         mem[12] = 16'h3fa1;
213         mem[13] = 16'h2892;
214         mem[14] = 16'h10db;
215         mem[15] = 16'h3fa1;
216         mem[16] = 16'h2880;
217         mem[17] = 16'h10dc;
218         mem[18] = 16'h3fa1;
219         mem[19] = 16'h28b0;
220         mem[20] = 16'h10dd;
221         mem[21] = 16'h3fa1;
222         mem[22] = 16'h28b1;
223         mem[23] = 16'h10de;
224         mem[24] = 16'h3fa1;
225         mem[25] = 16'h28a0;
226         mem[26] = 16'h10df;
227         mem[27] = 16'h08dc;
228         mem[28] = 16'h0800;
229         mem[29] = 16'h08dd;
230         mem[30] = 16'h0800;
231         mem[31] = 16'h08de;
232         mem[32] = 16'h0800;
233         mem[33] = 16'h08de;
234         mem[34] = 16'h0800;
235         mem[35] = 16'h3fa1;
236         mem[36] = 16'h10e0;
237         mem[37] = 16'h2830;
238         mem[38] = 16'h0be0;
239         mem[39] = 16'h37a1;
240         mem[40] = 16'h307f;
241         mem[41] = 16'h3fa1;
242         mem[42] = 16'h10e0;
243         mem[43] = 16'h08df;
244         mem[44] = 16'h0be0;
245         mem[45] = 16'h37a1;
246         mem[46] = 16'h1300;
247         mem[47] = 16'h27c0;
248         mem[48] = 16'h0ee0;
249         mem[49] = 16'h37a1;
250         mem[50] = 16'h6000;
251     `endif
252
253     `//define TEST_MULTICORE
254     `ifdef TEST_MULTICORE
255         mem[0] = {'VMICRO16_OP_MOVI, 3'h0, 8'h90};
256         mem[1] = {'VMICRO16_OP_MOVI, 3'h1, 8'h33};
257         mem[2] = {'VMICRO16_OP_SW, 3'h1, 3'h0, 5'h0};
258         mem[3] = {'VMICRO16_OP_MOVI, 3'h0, 8'h80};
259         mem[4] = {'VMICRO16_OP_LW, 3'h2, 3'h0, 5'h0};
260         mem[5] = {'VMICRO16_OP_MOVI, 3'h1, 8'h33};
261         mem[6] = {'VMICRO16_OP_MOVI, 3'h1, 8'h33};
262         mem[7] = {'VMICRO16_OP_MOVI, 3'h1, 8'h33};
263         mem[8] = {'VMICRO16_OP_MOVI, 3'h0, 8'h91};
264         mem[9] = {'VMICRO16_OP_SW, 3'h2, 3'h0, 5'h0};
265     `endif
266
267     `//define TEST_BR
268     `ifdef TEST_BR
269         mem[0] = {'VMICRO16_OP_MOVI, 3'h0, 8'h0};
270         mem[1] = {'VMICRO16_OP_MOVI, 3'h3, 8'h3};
271         mem[2] = {'VMICRO16_OP_MOVI, 3'h1, 8'h2};
272         mem[3] = {'VMICRO16_OP_ARITH_U, 3'h0, 3'h1, 5'b11111};
273         mem[4] = {'VMICRO16_OP_BR, 3'h3, 'VMICRO16_OP_BR_U};
274         mem[5] = {'VMICRO16_OP_MOVI, 3'h0, 8'hff};
275     `endif
276
277     `//define ALL_TEST
278     `ifdef ALL_TEST
279         // Standard all test
280         // REGSO
281         mem[0] = {'VMICRO16_OP_MOVI, 3'h0, 8'h81};
282         mem[1] = {'VMICRO16_OP_SW, 3'h1, 3'h0, 5'h0}; // MMU[0x81] = 6
283         mem[2] = {'VMICRO16_OP_SW, 3'h2, 3'h0, 5'h1}; // MMU[0x82] = 6
284         // GPI00
285         mem[3] = {'VMICRO16_OP_MOVI, 3'h0, 8'h90};
286         mem[4] = {'VMICRO16_OP_MOVI, 3'h1, 8'hD};
287         mem[5] = {'VMICRO16_OP_SW, 3'h1, 3'h0, 5'h0};
288         mem[6] = {'VMICRO16_OP_LW, 3'h2, 3'h0, 5'h0};
289         // TIMO
290         mem[7] = {'VMICRO16_OP_MOVI, 3'h0, 8'h07};
291         mem[8] = {'VMICRO16_OP_LW, 3'h3, 3'h0, 5'h03};
292         // UARTO
293         mem[9] = {'VMICRO16_OP_MOVI, 3'h0, 8'hA0}; // UARTO
294         mem[10] = {'VMICRO16_OP_MOVI, 3'h1, 8'h41}; // ascii A
295         mem[11] = {'VMICRO16_OP_SW, 3'h1, 3'h0, 5'h0};
296         mem[12] = {'VMICRO16_OP_MOVI, 3'h1, 8'h42}; // ascii B
297         mem[13] = {'VMICRO16_OP_SW, 3'h1, 3'h0, 5'h0};
298         mem[14] = {'VMICRO16_OP_MOVI, 3'h1, 8'h43}; // ascii C
299         mem[15] = {'VMICRO16_OP_SW, 3'h1, 3'h0, 5'h0};
300         mem[16] = {'VMICRO16_OP_MOVI, 3'h1, 8'h44}; // ascii D
301         mem[17] = {'VMICRO16_OP_SW, 3'h1, 3'h0, 5'h0};
302         mem[18] = {'VMICRO16_OP_MOVI, 3'h1, 8'h45}; // ascii D
303         mem[19] = {'VMICRO16_OP_SW, 3'h1, 3'h0, 5'h0};
304         mem[20] = {'VMICRO16_OP_MOVI, 3'h1, 8'h46}; // ascii E
305         mem[21] = {'VMICRO16_OP_SW, 3'h1, 3'h0, 5'h0};
306         // BRAMO
307         mem[22] = {'VMICRO16_OP_MOVI, 3'h0, 8'hC0};
308         mem[23] = {'VMICRO16_OP_MOVI, 3'h1, 8'hA};
309         mem[24] = {'VMICRO16_OP_SW, 3'h1, 3'h0, 5'h5};
310         mem[25] = {'VMICRO16_OP_LW, 3'h2, 3'h0, 5'h5};
311         // GPI01 (SSD 24-bit port)
312         mem[26] = {'VMICRO16_OP_MOVI, 3'h0, 8'h91};
313         mem[27] = {'VMICRO16_OP_MOVI, 3'h1, 8'h12};

```

```

314     mem[28] = {'VMICRO16_OP_SW,      3'h1, 3'h0, 5'h0};
315     mem[29] = {'VMICRO16_OP_LW,      3'h2, 3'h0, 5'h0};
316     // GPIO2
317     mem[30] = {'VMICRO16_OP_MOVI,    3'h0, 8'h92};
318     mem[31] = {'VMICRO16_OP_MOVI,    3'h1, 8'h56};
319     mem[32] = {'VMICRO16_OP_SW,      3'h1, 3'h0, 5'h0};
320     `endif
321
322     //`define TEST_BRAM
323     `ifdef TEST_BRAM
324     // 2 core BRAM0 test
325     mem[0] = {'VMICRO16_OP_MOVI,     3'h0, 8'h00};
326     mem[1] = {'VMICRO16_OP_MOVI,     3'h1, 8'hA};
327     mem[2] = {'VMICRO16_OP_SW,       3'h1, 3'h0, 5'h5};
328     mem[3] = {'VMICRO16_OP_LW,       3'h2, 3'h0, 5'h5};
329     `endif
330 end
331
332 always @(posedge clk) begin
333     // synchronous WRITE_FIRST (page 13)
334     if (mem_we) begin
335         mem[mem_addr] <= mem_in;
336         $display($time, "\t\t%s[%h] <= %h",
337             NAME, mem_addr, mem_in);
338     end else
339         mem_out <= mem[mem_addr];
340 end
341
342 // TODO: Reset impl = every clock while reset is asserted, clear each cell
343 //       one at a time, mem[i+] <= 0
344 endmodule
345
346 (* keep_hierarchy = "yes" *)
347 module vmicro16_core_mmu # (
348     parameter MEM_WIDTH    = 16,
349     parameter MEM_DEPTH    = 64,
350
351     parameter CORE_ID      = 0
352 ) (
353     input clk,
354     input reset,
355
356     input req,
357     output busy,
358
359     // From core
360     input [MEM_WIDTH-1:0] mmu_addr,
361     input [MEM_WIDTH-1:0] mmu_in,
362     input mmu_we,
363     output reg [MEM_WIDTH-1:0] mmu_out,
364
365     // TO APB interconnect
366     output reg [MEM_WIDTH-1:0] M_PADDR,
367     output reg M_PWRITE,
368     output reg M_PSELx,
369     output reg M_PENABLE,
370     output reg [MEM_WIDTH-1:0] M_PWDATA,
371     // from interconnect
372     input [MEM_WIDTH-1:0] M_PRDATA,
373     input M_PREADY
374 );
375     localparam TIM_BITS_ADDR = `clog2(MEM_DEPTH);
376     localparam MMU_STATE_T1 = 0;
377     localparam MMU_STATE_T2 = 1;
378     localparam MMU_STATE_T3 = 2;
379     reg [1:0] mmu_state = MMU_STATE_T1;
380
381     reg [MEM_WIDTH-1:0] per_out = 0;
382     wire [MEM_WIDTH-1:0] tim0_out;
383
384     assign busy = req || (mmu_state == MMU_STATE_T2);
385
386     // tightly integrated memory usage
387     wire tim0_en = (mmu_addr >= `DEF_MMU_TIM0_S);
388     && (mmu_addr <= `DEF_MMU_TIM0_E);
389     wire sreg_en = (mmu_addr >= `DEF_MMU_SREG_S);
390     && (mmu_addr <= `DEF_MMU_SREG_E);
391
392
393     wire [TIM_BITS_ADDR-1:0] tim0_addr = (mmu_addr - `DEF_MMU_TIM0_S);
394     wire tim0_we = (tim0_en && mmu_we);
395     wire apb_en = (!tim0_en) && (!sreg_en);
396
397     localparam SPECIAL_REGS = 8;
398     wire [`clog2(SPECIAL_REGS)-1:0] sr_sel = (mmu_addr - `DEF_MMU_SREG_S);
399     wire [MEM_WIDTH-1:0] sr_val;
400
401     // Output port
402     always @(*)
403     if (tim0_en) mmu_out = tim0_out;
404     else if (sreg_en) mmu_out = sr_val;
405     else mmu_out = per_out;
406
407     // APB master to slave interface
408     always @(posedge clk)
409     if (reset) begin
410         mmu_state <= MMU_STATE_T1;
411         M_PENABLE <= 0;
412         M_PADDR <= 0;
413         M_PWDATA <= 0;
414         M_PSELx <= 0;
415         M_PWRITE <= 0;
416     end
417     else
418         casex (mmu_state)
419             MMU_STATE_T1: begin
420                 if (req && apb_en) begin
421                     M_PADDR <= mmu_addr;
422                     M_PWDATA <= mmu_in;
423                     M_PSELx <= 1;
424                     M_PWRITE <= mmu_we;
425
426                     mmu_state <= MMU_STATE_T2;
427                 end
428             end
429         endcase

```

```

430         `ifndef FIX_T3
431             MMU_STATE_T2: begin
432                 M_PENABLE <= 1;
433
434                 if (M_PREADY == 1'b1) begin
435                     mmu_state <= MMU_STATE_T3;
436                 end
437             end
438
439             MMU_STATE_T3: begin
440                 // Slave has output a ready signal (finished)
441                 M_PENABLE <= 0;
442                 M_PADDR <= 0;
443                 M_PWDATA <= 0;
444                 M_PSELx <= 0;
445                 M_PWRITE <= 0;
446                 // Clock the peripheral output into a reg,
447                 // to output on the next clock cycle
448                 per_out <= M_PRDATA;
449
450                 mmu_state <= MMU_STATE_T1;
451             end
452         `else
453             // No FIX_T3
454             MMU_STATE_T2: begin
455                 if (M_PREADY == 1'b1) begin
456                     M_PENABLE <= 0;
457                     M_PADDR <= 0;
458                     M_PWDATA <= 0;
459                     M_PSELx <= 0;
460                     M_PWRITE <= 0;
461                     // Clock the peripheral output into a reg,
462                     // to output on the next clock cycle
463                     per_out <= M_PRDATA;
464
465                     mmu_state <= MMU_STATE_T1;
466                 end else begin
467                     M_PENABLE <= 1;
468                 end
469             end
470         `endif
471     endcase
472
473     vmicro16_regs # (
474         .CELL_DEPTH      (SPECIAL_REGS),
475         .CELL_WIDTH      (MEM_WIDTH),
476         // per core special values
477         .PARAM_DEFAULTS_R0 (CORE_ID),
478         .PARAM_DEFAULTS_R1 ({16{1'b0}}})
479     ) regs_apb (
480         .clk      (clk),
481         .reset    (reset),
482         .rs1      (sr_sel),
483         .rd1      (sr_val),
484         //rs2      ( ),
485         //rd2      ( ),
486         .we        ( ),
487         .ws1       ( ),
488         .wd        ( )
489     );
490
491     // Each M core has a TIMO scratch memory
492     (* keep_hierarchy = "yes" *)
493     vmicro16_bram # (
494         .MEM_WIDTH (MEM_WIDTH),
495         .MEM_DEPTH (MEM_DEPTH),
496         .NAME      ("TIMO")
497     ) TIMO (
498         .clk      (clk),
499         .reset    (reset),
500         .mem_addr (tim0_addr),
501         .mem_in   (mmu_in),
502         .mem_we   (tim0_we),
503         .mem_out  (tim0_out)
504     );
505 endmodule
506
507
508 (* keep_hierarchy = "yes" *)
509 module vmicro16_regs # (
510     parameter CELL_WIDTH      = 16,
511     parameter CELL_DEPTH     = 8,
512     parameter CELL_SEL_BITS   = `clog2(CELL_DEPTH),
513     parameter CELL_DEFAULTS   = 0,
514     parameter DEBUG_NAME      = "",
515     parameter CORE_ID         = 0,
516     parameter PARAM_DEFAULTS_R0 = 16'h0000,
517     parameter PARAM_DEFAULTS_R1 = 16'h0000
518 ) (
519     input clk,
520     input reset,
521     // Dual port register reads
522     input  [CELL_SEL_BITS-1:0] rs1, // port 1
523     output [CELL_WIDTH-1 :0] rd1,
524     //input  [CELL_SEL_BITS-1:0] rs2, // port 2
525     //output [CELL_WIDTH-1 :0] rd2,
526     // EX/WB final stage write back
527     input we,
528     input [CELL_SEL_BITS-1:0] ws1,
529     input [CELL_WIDTH-1:0] wd
530 );
531     reg [CELL_WIDTH-1:0] regs [0:CELL_DEPTH-1] /*verilator public_flat*/;
532
533     // Initialise registers with default values
534     // Really only used for special registers used by the soc
535     // TODO: How to do this on reset?
536     integer i;
537     initial
538     if (CELL_DEFAULTS)
539         $readmemh(CELL_DEFAULTS, regs);
540     else begin
541         for(i = 0; i < CELL_DEPTH; i = i + 1)
542             regs[i] = 0;
543         regs[0] = PARAM_DEFAULTS_R0;
544         regs[1] = PARAM_DEFAULTS_R1;
545     end

```

```

546
547 always @(regs)
548     $display($time, "\tC%02h\t\tI %h %h %h %h | %h %h %h %h |",
549         CORE_ID,
550         regs[0], regs[1], regs[2], regs[3],
551         regs[4], regs[5], regs[6], regs[7]);
552
553 always @(posedge clk)
554     if (reset) begin
555         for(i = 0; i < CELL_DEPTH; i = i + 1)
556             regs[i] <= 0;
557         regs[0] <= PARAM_DEFAULTS_R0;
558         regs[1] <= PARAM_DEFAULTS_R1;
559     end
560     else if (we) begin
561         $display($time, "\tC%02h: REGS #s: Writing %h to reg[%d]",
562             CORE_ID, DEBUG_NAME, wd, ws1);
563
564         // Perform the write
565         regs[ws1] <= wd;
566     end
567
568     assign rd1 = regs[rs1];
569     //assign rd2 = regs[rs2];
570 endmodule
571
572 (* keep_hierarchy = "yes" *)
573 (* dont_touch = "yes" *)
574 module vmicro16_regs_apb # (
575     parameter BUS_WIDTH      = 16,
576     parameter CELL_DEPTH     = 8,
577     parameter PARAM_DEFAULTS_R0 = 0,
578     parameter PARAM_DEFAULTS_R1 = 0
579 ) (
580     input clk,
581     input reset,
582     // APB Slave to master interface
583     input [^clog2(CELL_DEPTH)-1:0] S_PADDR,
584     input S_PWRITE,
585     input S_PSELx,
586     input S_PENABLE,
587     input [BUS_WIDTH-1:0] S_PWDATA,
588
589     output [BUS_WIDTH-1:0] S_PRDATA,
590     output S_PREADY
591 );
592 wire [BUS_WIDTH-1:0] rd1;
593
594 assign S_PRDATA = (S_PSELx & S_PENABLE) ? rd1 : 16'h0000;
595 assign S_PREADY = (S_PSELx & S_PENABLE) ? 1'b1 : 1'b0;
596 assign reg_we = (S_PSELx & S_PENABLE & S_PWRITE);
597
598 always @(*)
599     if (reg_we)
600         $display($time, "\t\tREGS_APB[%h] <= %h", S_PADDR, S_PWDATA);
601
602 always @(*)
603     `rassert(reg_we == (S_PSELx & S_PENABLE & S_PWRITE))
604
605 vmicro16_regs # (
606     .CELL_DEPTH (CELL_DEPTH),
607     .PARAM_DEFAULTS_R0 (PARAM_DEFAULTS_R0),
608     .PARAM_DEFAULTS_R1 (PARAM_DEFAULTS_R1)
609 ) regs_apb (
610     .clk (clk),
611     .reset (reset),
612
613     .rs1 (S_PADDR),
614     .rd1 (rd1),
615
616     // .rs2 (),
617     // .rd2 (),
618
619     .we (reg_we),
620     .ws1 (S_PADDR),
621     .wd (S_PWDATA) // either alu_c or mem_out
622 );
623 endmodule
624
625
626 (*dont_touch="true"*)
627 (* keep_hierarchy = "yes" *)
628 module vmicro16_gpio_apb # (
629     parameter BUS_WIDTH = 16,
630     parameter PORTS = 8
631 ) (
632     input clk,
633     input reset,
634     // APB Slave to master interface
635     input [0:0] S_PADDR, // not used (optimised out)
636     input S_PWRITE,
637     input S_PSELx,
638     input S_PENABLE,
639     input [BUS_WIDTH-1:0] S_PWDATA,
640
641     output [BUS_WIDTH-1:0] S_PRDATA,
642     output S_PREADY,
643     output reg [PORTS-1:0] gpio
644 );
645 assign S_PRDATA = (S_PSELx & S_PENABLE) ? gpio : 16'h0000;
646 assign S_PREADY = (S_PSELx & S_PENABLE) ? 1'b1 : 1'b0;
647 assign ports_we = (S_PSELx & S_PENABLE & S_PWRITE);
648
649 always @(posedge clk)
650     if (reset)
651         gpio <= 0;
652     else if (ports_we) begin
653         $display($time, "\t\tGPIO <= %h", S_PWDATA[PORTS-1:0]);
654         gpio <= S_PWDATA[PORTS-1:0];
655     end
656 endmodule
657
658 // Decoder is hard to parameterise as it's very closely linked to the ISA.
659 (* keep_hierarchy = "yes" *)
660 module vmicro16_dec # (
661     parameter INSTR_WIDTH = 16,

```

```

662     parameter INSTR_OP_WIDTH = 5,
663     parameter INSTR_RS_WIDTH = 3,
664     parameter ALU_OP_WIDTH   = 5
665 ) (
666     //input clk,    // not used yet (all combinational)
667     //input reset,  // not used yet (all combinational)
668
669     input  [INSTR_WIDTH-1:0]  instr,
670
671     output [INSTR_OP_WIDTH-1:0] opcode,
672     output [INSTR_RS_WIDTH-1:0] rd,
673     output [INSTR_RS_WIDTH-1:0] ra,
674     output [3:0]               imm4,
675     output [7:0]               imm8,
676     output [11:0]              imm12,
677     output [4:0]               simm5,
678
679     // This can be freely increased without affecting the isa
680     output reg [ALU_OP_WIDTH-1:0] alu_op,
681
682     output reg has_imm4,
683     output reg has_imm8,
684     output reg has_imm12,
685     output reg has_we,
686     output reg has_br,
687     output reg has_mem,
688     output reg has_mem_we,
689     output reg has_cmp,
690
691     output halt,
692
693     output reg has_ex
694
695     // TODO: Use to identify bad instruction and
696     //       raise exceptions
697     //, output is_bad
698 );
699 assign opcode = instr[15:11];
700 assign rd    = instr[10:8];
701 assign ra    = instr[7:5];
702 assign imm4  = instr[3:0];
703 assign imm8  = instr[7:0];
704 assign imm12 = instr[11:0];
705 assign simm5 = instr[4:0];
706 // Special opcodes
707 assign halt  = (opcode == `VMICRO16_OP_HALT);
708
709 // exme_op
710 always @(*) case (opcode)
711     `VMICRO16_OP_HALT, // TODO: stop ifid
712     `VMICRO16_OP_NOP:    alu_op = `VMICRO16_ALU_NOP;
713
714     `VMICRO16_OP_LW:      alu_op = `VMICRO16_ALU_LW;
715     `VMICRO16_OP_SW:      alu_op = `VMICRO16_ALU_SW;
716     `VMICRO16_OP_LWEX:   alu_op = `VMICRO16_ALU_LW;
717     `VMICRO16_OP_SWEX:   alu_op = `VMICRO16_ALU_SW;
718
719     `VMICRO16_OP_MV:      alu_op = `VMICRO16_ALU_MV;
720     `VMICRO16_OP_MVI:     alu_op = `VMICRO16_ALU_MVI;
721
722     `VMICRO16_OP_BR:      alu_op = `VMICRO16_ALU_BR;
723     `VMICRO16_OP_MULT:    alu_op = `VMICRO16_ALU_MULT;
724
725     `VMICRO16_OP_BIT:     casez (simm5)
726         `VMICRO16_OP_BIT_OR:    alu_op = `VMICRO16_ALU_BIT_OR;
727         `VMICRO16_OP_BIT_XOR:   alu_op = `VMICRO16_ALU_BIT_XOR;
728         `VMICRO16_OP_BIT_AND:   alu_op = `VMICRO16_ALU_BIT_AND;
729         `VMICRO16_OP_BIT_NOT:   alu_op = `VMICRO16_ALU_BIT_NOT;
730         `VMICRO16_OP_BIT_LSHFT: alu_op = `VMICRO16_ALU_BIT_LSHFT;
731         `VMICRO16_OP_BIT_RSHFT: alu_op = `VMICRO16_ALU_BIT_RSHFT;
732         default:                alu_op = `VMICRO16_ALU_BAD; endcase
733
734     `VMICRO16_OP_ARITH_U:   casez (simm5)
735         `VMICRO16_OP_ARITH_UADD: alu_op = `VMICRO16_ALU_ARITH_UADD;
736         `VMICRO16_OP_ARITH_USUB: alu_op = `VMICRO16_ALU_ARITH_USUB;
737         `VMICRO16_OP_ARITH_UADDI: alu_op = `VMICRO16_ALU_ARITH_UADDI;
738         default:                alu_op = `VMICRO16_ALU_BAD; endcase
739
740     `VMICRO16_OP_ARITH_S:   casez (simm5)
741         `VMICRO16_OP_ARITH_SADD: alu_op = `VMICRO16_ALU_ARITH_SADD;
742         `VMICRO16_OP_ARITH_SSUB: alu_op = `VMICRO16_ALU_ARITH_SSUB;
743         `VMICRO16_OP_ARITH_SSUBI: alu_op = `VMICRO16_ALU_ARITH_SSUBI;
744         default:                alu_op = `VMICRO16_ALU_BAD; endcase
745
746     default: begin
747         alu_op = `VMICRO16_ALU_NOP;
748         $display($time, "\tDEC: unknown opcode: %h ... NOPPING", opcode);
749     end
750 endcase
751
752 // Register writes
753 always @(*) case (opcode)
754     `VMICRO16_OP_LW,
755     `VMICRO16_OP_MV,
756     `VMICRO16_OP_MVI,
757     // `VMICRO16_OP_MVI_L,
758     `VMICRO16_OP_ARITH_U,
759     `VMICRO16_OP_ARITH_S,
760     `VMICRO16_OP_SETC,
761     `VMICRO16_OP_MULT:    has_we = 1'b1;
762     default:                has_we = 1'b0;
763 endcase
764
765 // Contains 4-bit immediate
766 always @(*)
767 if ( ((opcode == `VMICRO16_OP_ARITH_U) && (simm5[4] == 0)) ||
768     ((opcode == `VMICRO16_OP_ARITH_S) && (simm5[4] == 0)) )
769     has_imm4 = 1'b1;
770 else
771     has_imm4 = 1'b0;
772
773 // Contains 8-bit immediate
774 always @(*) case (opcode)
775     `VMICRO16_OP_MVI,
776     `VMICRO16_OP_BR:    has_imm8 = 1'b1;
777     default:                has_imm8 = 1'b0;

```

```

778     endcase
779
780     /// Contains 12-bit immediate
781     ///always @(*) case (opcode)
782     ///    `VMICRO16_OP_MOVI_L:    has_imm12 = 1'b1;
783     ///    default:                has_imm12 = 1'b0;
784     ///endcase
785
786     /// Will branch the pc
787     always @(*) case (opcode)
788     `VMICRO16_OP_BR:    has_br = 1'b1;
789     default:            has_br = 1'b0;
790     endcase
791
792     /// Requires external memory
793     always @(*) case (opcode)
794     `VMICRO16_OP_LW,
795     `VMICRO16_OP_SW,
796     `VMICRO16_OP_LWEX,
797     `VMICRO16_OP_SWEX:    has_mem = 1'b1;
798     default:              has_mem = 1'b0;
799     endcase
800
801     /// Requires external memory write
802     always @(*) case (opcode)
803     `VMICRO16_OP_SW,
804     `VMICRO16_OP_SWEX:    has_mem_we = 1'b1;
805     default:              has_mem_we = 1'b0;
806     endcase
807
808     /// Affects status registers (cmp instructions)
809     always @(*) case (opcode)
810     `VMICRO16_OP_CMP:    has_cmp = 1'b1;
811     default:            has_cmp = 1'b0;
812     endcase
813
814     /// Performs exclusive checks
815     always @(*) case (opcode)
816     `VMICRO16_OP_LWEX,
817     `VMICRO16_OP_SWEX:    has_ex = 1'b1;
818     default:              has_ex = 1'b0;
819     endcase
820 endmodule
821
822 (* keep_hierarchy = "yes" *)
823 module vmicro16_alu # (
824     parameter OP_WIDTH = 5,
825     parameter DATA_WIDTH = 16
826 ) (
827     // input clk, // TODO: make clocked
828
829     input [OP_WIDTH-1:0] op,
830     input [DATA_WIDTH-1:0] a, // rs1/dst
831     input [DATA_WIDTH-1:0] b, // rs2
832     output reg [DATA_WIDTH-1:0] c
833 );
834     reg [4:0] cmp_tmp = 0;
835
836     always @(*) case (op)
837     // branch/nop, output nothing
838     `VMICRO16_ALU_BR:
839     `VMICRO16_ALU_NOP:    c = 0;
840     // load/store addresses (use value in rd2)
841     `VMICRO16_ALU_LW,
842     `VMICRO16_ALU_SW:    c = b;
843     // bitwise operations
844     `VMICRO16_ALU_BIT_OR:    c = a | b;
845     `VMICRO16_ALU_BIT_XOR:    c = a ^ b;
846     `VMICRO16_ALU_BIT_AND:    c = a & b;
847     `VMICRO16_ALU_BIT_NOT:    c = ~(b);
848     `VMICRO16_ALU_BIT_LSHFT:    c = a << b;
849     `VMICRO16_ALU_BIT_RSHFT:    c = a >> b;
850
851     `VMICRO16_ALU_MOV:    c = b;
852     `VMICRO16_ALU_MOVI:    c = b;
853     `VMICRO16_ALU_MOVI_L:    c = b;
854
855     `VMICRO16_ALU_ARITH_UADD:    c = a + b;
856     `VMICRO16_ALU_ARITH_USUB:    c = a - b;
857     // TODO: ALU should have simm5 as input
858     `VMICRO16_ALU_ARITH_UADDI:    c = a + b;
859
860     `ifdef DEF_ALU_HW_MULT
861     `VMICRO16_ALU_MULT:    c = a * b;
862     `endif
863
864     `VMICRO16_ALU_ARITH_SADD:    c = $signed(a) + $signed(b);
865     `VMICRO16_ALU_ARITH_SSUB:    c = $signed(a) - $signed(b);
866     // TODO: ALU should have simm5 as input
867     `VMICRO16_ALU_ARITH_SSUBI:    c = $signed(a) - $signed(b);
868
869     `VMICRO16_ALU_CMP: begin
870         // TODO: Do a-b in 17-bit register
871         // Set zero, overflow, carry, signed bits in result
872         cmp_tmp = a - b;
873         c = 0;
874         c[`VMICRO16_SFLAG_U] = 1;
875         c[`VMICRO16_SFLAG_Z] = (cmp_tmp == 0);
876         c[`VMICRO16_SFLAG_L] = (a < b);
877     end
878
879     // TODO: Parameterise
880     default: begin
881         $display($time, "\tALU: unknown op: %h", op);
882         c = 16'h0000;
883     end
884 endcase
885 endmodule
886
887 (*dont_touch="true"*)
888 (* keep_hierarchy = "yes" *)
889 module vmicro16_core # (
890     parameter MEM_INSTR_DEPTH = 64,
891     parameter MEM_SCRATCH_DEPTH = 64,
892     parameter MEM_WIDTH = 16,
893

```

```

894     parameter CORE_ID          = 0
895 ) (
896     input      clk,
897     input      reset,
898
899     output [7:0] debug_pc,
900
901     // APB master to slave interface (apb_intercon)
902     output [MEM_WIDTH-1:0] w_PADDR,
903     output                w_PWRITE,
904     output                w_PSELx,
905     output                w_PENABLE,
906     output [MEM_WIDTH-1:0] w_PWDATA,
907     input  [MEM_WIDTH-1:0] w_PRDATA,
908     input                w_PREADY
909 );
910 localparam STATE_IF = 0;
911 localparam STATE_R1 = 1;
912 localparam STATE_R2 = 2;
913 localparam STATE_ME = 3;
914 localparam STATE_WB = 4;
915 reg [2:0] r_state = STATE_IF;
916
917 reg [15:0] r_pc      = 16'h0000;
918 reg [15:0] r_instr   = 16'h0000;
919 wire [15:0] w_mem_instr_out;
920
921 assign debug_pc = r_pc[7:0];
922
923 wire [4:0] r_instr_opcode;
924 wire [4:0] r_instr_alu_op;
925 wire [2:0] r_instr_rsd;
926 wire [2:0] r_instr_rsa;
927 reg [15:0] r_instr_rdd = 0;
928 reg [15:0] r_instr_rda = 0;
929 wire [3:0] r_instr_imm4;
930 wire [7:0] r_instr_imm8;
931 wire [4:0] r_instr_simm5;
932 wire       r_instr_has_imm4;
933 wire       r_instr_has_imm8;
934 wire       r_instr_has_we;
935 wire       r_instr_has_br;
936 wire       r_instr_has_cmp;
937 wire       r_instr_has_mem;
938 wire       r_instr_has_mem_we;
939 wire       r_instr_halt;
940
941 wire [15:0] r_alu_out;
942
943 wire [15:0] r_mem_scratch_addr = $signed(r_alu_out) + $signed(r_instr_simm5);
944 wire [15:0] r_mem_scratch_in   = r_instr_rdd;
945 wire [15:0] r_mem_scratch_out;
946 wire       r_mem_scratch_we   = r_instr_has_mem_we && (r_state == STATE_ME);
947 reg        r_mem_scratch_req = 0;
948 wire       r_mem_scratch_busy;
949
950 reg [2:0] r_reg_rsl = 0;
951 wire [15:0] r_reg_rdl;
952 //wire [15:0] r_reg_rdz;
953 wire [15:0] r_reg_wd = (r_instr_has_mem) ? r_mem_scratch_out : r_alu_out;
954 wire       r_reg_we = r_instr_has_we && (r_state == STATE_WB);
955
956 // branching
957 reg       r_branch_en = 0;
958 wire      w_branching = r_instr_has_br && r_branch_en;
959 reg [4:0] r_cmp_flags  = 5'h00; // Z, 0, S, L, etc.
960 reg [15:0] r_cmp_result = 5'h00; // a - b
961
962 always @(posedge clk)
963     if (r_instr_has_cmp)
964         r_cmp_flags <= r_alu_out;
965
966 always @(posedge clk)
967     if (r_instr_has_br)
968         case (r_instr_imm8)
969             VMICRO16_OP_BR_U: r_branch_en <= 1;
970             VMICRO16_OP_BR_E: r_branch_en <= r_cmp_flags[VMICRO16_SFLAG_Z];
971             VMICRO16_OP_BR_L: r_branch_en <= r_cmp_flags[VMICRO16_SFLAG_L];
972             default:         r_branch_en <= 0;
973         endcase
974
975 // 2 cycle register fetch
976 always @(*) begin
977     r_reg_rsl = 0;
978     if (r_state == STATE_R1)
979         r_reg_rsl = r_instr_rsd;
980     else if (r_state == STATE_R2)
981         r_reg_rsl = r_instr_rsa;
982     else
983         r_reg_rsl = 3'h0;
984 end
985
986 // cpu state machine
987 always @(posedge clk)
988     if (reset) begin
989         r_pc      <= 0;
990         r_state   <= STATE_IF;
991         r_instr   <= 0;
992         r_mem_scratch_req <= 0;
993         r_instr_rdd <= 0;
994         r_instr_rda <= 0;
995     end
996     else begin
997         if (r_state == STATE_IF) begin
998             r_instr <= w_mem_instr_out;
999
1000             $display("");
1001             $display($time, "\tC%02h: PC: %h", CORE_ID, r_pc);
1002             $display($time, "\tC%02h: INSTR: %h", CORE_ID, w_mem_instr_out);
1003
1004             r_state <= STATE_R1;
1005         end
1006         else if (r_state == STATE_R1) begin
1007             // primary operand
1008             r_instr_rdd <= r_reg_rdl;
1009             r_state <= STATE_R2;

```

```

1010     end
1011     else if (r_state == STATE_R2) begin
1012         // Choose secondary operand (register or immediate)
1013         if (r_instr_has_imm8) r_instr_rda <= r_instr_imm8;
1014         else if (r_instr_has_imm4) r_instr_rda <= r_reg_rdl + r_instr_imm4;
1015         else r_instr_rda <= r_reg_rdl;
1016
1017         if (r_instr_has_mem) begin
1018             r_state <= STATE_ME;
1019             // Pulse req
1020             r_mem_scratch_req <= 1;
1021         end else
1022             r_state <= STATE_WB;
1023
1024
1025         if (w_branching) begin
1026             $display($time, "\tbranching to %h", r_instr_rdd);
1027             r_pc <= r_instr_rdd;
1028         end
1029         else if (r_pc < (MEM_INSTR_DEPTH-1))
1030             r_pc <= r_pc + 1;
1031
1032     end
1033     else if (r_state == STATE_ME) begin
1034         // Pulse req
1035         r_mem_scratch_req <= 0;
1036         // Wait for MMU to finish
1037         if (!r_mem_scratch_busy) r_state <= STATE_WB;
1038     end
1039     else if (r_state == STATE_WB) begin
1040         r_state <= STATE_IF;
1041     end
1042 end
1043
1044 // Instruction ROM
1045 (* keep_hierarchy = "yes" *)
1046 vmicro16_bram # (
1047     .MEM_WIDTH      (16),
1048     .MEM_DEPTH      (MEM_INSTR_DEPTH),
1049     .CORE_ID        (CORE_ID),
1050     .NAME            ("INSTR_MEM")
1051 ) mem_instr (
1052     .clk             (clk),
1053     .reset           (reset),
1054     // port 1
1055     .mem_addr        (r_pc),
1056     .mem_in          (16'h0000),
1057     .mem_we          (1'b0), // ROM
1058     .mem_out         (w_mem_instr_out)
1059 );
1060
1061 // MMU
1062 (* keep_hierarchy = "yes" *)
1063 vmicro16_core_mmu # (
1064     .MEM_WIDTH      ('DATA_WIDTH),
1065     .MEM_DEPTH      ('DEF_MMU_TIMO_CELLS),
1066     .CORE_ID        (CORE_ID)
1067 ) mmu (
1068     .clk             (clk),
1069     .reset           (reset),
1070     .req             (r_mem_scratch_req),
1071     .busy            (r_mem_scratch_busy),
1072     // port 1
1073     .mmu_addr        (r_mem_scratch_addr),
1074     .mmu_in          (r_mem_scratch_in),
1075     .mmu_we          (r_mem_scratch_we),
1076     .mmu_out         (r_mem_scratch_out),
1077     // APB waste r to slave
1078     .M_PADDR         (v_PADDR),
1079     .M_PWRITE        (v_PWRITE),
1080     .M_PSELx         (v_PSELx),
1081     .M_PENABLE       (v_PENABLE),
1082     .M_PWDATA        (v_PWDATA),
1083     .M_PRDATA        (v_PRDATA),
1084     .M_PREADY        (v_PREADY)
1085 );
1086
1087 // Instruction decoder
1088 (* keep_hierarchy = "yes" *)
1089 vmicro16_dec dec (
1090     // input
1091     .instr            (r_instr),
1092     // output async
1093     .opcode           (),
1094     .rd               (r_instr_rsd),
1095     .ra               (r_instr_rsa),
1096     .imm4             (r_instr_imm4),
1097     .imm8             (r_instr_imm8),
1098     .imm12            (),
1099     .simm5            (r_instr_simm5),
1100     .alu_op           (r_instr_alu_op),
1101     .has_imm4         (r_instr_has_imm4),
1102     .has_imm8         (r_instr_has_imm8),
1103     .has_we           (r_instr_has_we),
1104     .has_br           (r_instr_has_br),
1105     .has_cmp          (r_instr_has_cmp),
1106     .has_mem          (r_instr_has_mem),
1107     .has_mem_we       (r_instr_has_mem_we),
1108     .halt             ()
1109 );
1110
1111 // Software registers
1112 (* keep_hierarchy = "yes" *)
1113 vmicro16_regs # (
1114     .CORE_ID (CORE_ID)
1115 ) regs (
1116     .clk             (clk),
1117     .reset           (reset),
1118     // async port 0
1119     .rs1             (r_reg_rs1),
1120     .rd1             (r_reg_rdl),
1121     // async port 1
1122     .rs2             (),
1123     .rd2             (),
1124     // write port
1125     .we              (r_reg_we),

```



```

1126         .ws1      (r_instr_rsd),
1127         .wd        (r_reg_wd)
1128     );
1129
1130     // ALU
1131     (* keep_hierarchy = "yes" *)
1132     vmicro16_alu alu (
1133         .op      (r_instr_alu_op),
1134         .a        (r_instr_rdd),
1135         .b        (r_instr_rda),
1136         // async output
1137         .c        (r_alu_out)
1138     );
1139
1140 endmodule

```

vmicro16_soc.v

```

1  //
2  //
3
4  `include "vmicro16_soc_config.v"
5  `include "clog2.v"
6
7  (*dont_touch="true"*)
8  (* keep_hierarchy = "yes" *)
9  module vmicro16_soc (
10      input clk,
11      input reset,
12
13      //input uart_rx,
14      output [^APB_GPIO0_PINS-1:0] gpio0,
15      output [^APB_GPIO1_PINS-1:0] gpio1,
16      output [^APB_GPIO2_PINS-1:0] gpio2,
17
18      output reg [7:0] dbug0,
19      output [^CORES*8:0] dbug1
20  );
21
22      initial dbug0 = 0;
23      always @(posedge clk)
24          dbug0 <= dbug0 + 1;
25
26      // Peripherals (master to slave)
27      (*dont_touch="true"*) wire [^APB_WIDTH-1:0] M_PADDR;
28      (*dont_touch="true"*) wire M_PWRITE;
29      (*dont_touch="true"*) wire [^SLAVES-1:0] M_PSELx; // not shared
30      (*dont_touch="true"*) wire M_PENABLE;
31      (*dont_touch="true"*) wire [^APB_WIDTH-1:0] M_PWDATA;
32      (*dont_touch="true"*) wire [^SLAVES*^APB_WIDTH-1:0] M_PRDATA; // input to intercon
33      (*dont_touch="true"*) wire [^SLAVES-1:0] M_PREADY; // input
34
35      // Master apb interfaces
36      (*dont_touch="true"*) wire [^CORES*^APB_WIDTH-1:0] w_PADDR;
37      (*dont_touch="true"*) wire [^CORES-1:0] w_PWRITE;
38      (*dont_touch="true"*) wire [^CORES-1:0] w_PSELx;
39      (*dont_touch="true"*) wire [^CORES-1:0] w_PENABLE;
40      (*dont_touch="true"*) wire [^CORES*^APB_WIDTH-1:0] w_PWDATA;
41      (*dont_touch="true"*) wire [^CORES*^APB_WIDTH-1:0] w_PRDATA;
42      (*dont_touch="true"*) wire [^CORES-1:0] w_PREADY;
43
44      (*dont_touch="true"*)
45      (* keep_hierarchy = "yes" *)
46      apb_intercon_s # (
47          .MASTER_PORTS(^CORES),
48          .SLAVE_PORTS(^SLAVES)
49      ) apb (
50          .clk      (clk),
51          .reset    (reset),
52          // APB master to slave
53          .S_PADDR  (w_PADDR),
54          .S_PWRITE (w_PWRITE),
55          .S_PSELx  (w_PSELx),
56          .S_PENABLE (w_PENABLE),
57          .S_PWDATA (w_PWDATA),
58          .S_PRDATA (w_PRDATA),
59          .S_PREADY (w_PREADY),
60          // shared bus
61          .M_PADDR  (M_PADDR),
62          .M_PWRITE (M_PWRITE),
63          .M_PSELx  (M_PSELx),
64          .M_PENABLE (M_PENABLE),
65          .M_PWDATA (M_PWDATA),
66          .M_PRDATA (M_PRDATA),
67          .M_PREADY (M_PREADY)
68      );
69
70      (*dont_touch="true"*)
71      (* keep_hierarchy = "yes" *)
72      vmicro16_gpio_apb # (
73          .BUS_WIDTH (^APB_WIDTH),
74          .PORTS      (^APB_GPIO0_PINS)
75      ) gpio0_apb (
76          .clk      (clk),
77          .reset    (reset),
78          // apb slave to master interface
79          .S_PADDR  (M_PADDR),
80          .S_PWRITE (M_PWRITE),
81          .S_PSELx  (M_PSELx[^APB_PSELX_GPIO0]),
82          .S_PENABLE (M_PENABLE),
83          .S_PWDATA (M_PWDATA),
84          .S_PRDATA (M_PRDATA[^APB_PSELX_GPIO0*^APB_WIDTH +: ^APB_WIDTH]),
85          .S_PREADY (M_PREADY[^APB_PSELX_GPIO0]),
86          .gpio      (gpio0)
87      );
88
89      // GPIO1 for Seven segment displays (16 pin)
90      (*dont_touch="true"*)
91      (* keep_hierarchy = "yes" *)
92      vmicro16_gpio_apb # (

```

```

93     .BUS_WIDTH    (`APB_WIDTH),
94     .PORTS        (`APB_GPIO1_PINS)
95 ) gpio1_apb (
96     .clk           (clk),
97     .reset         (reset),
98     // apb slave to master interface
99     .S_PADDR       (M_PADDR),
100    .S_PWRITE       (M_PWRITE),
101    .S_PSELx        (M_PSELx[`APB_PSELX_GPIO1]),
102    .S_PENABLE      (M_PENABLE),
103    .S_PWDATA       (M_PWDATA),
104    .S_PRDATA       (M_PRDATA[`APB_PSELX_GPIO1*`APB_WIDTH +: `APB_WIDTH]),
105    .S_PREADY       (M_PREADY[`APB_PSELX_GPIO1]),
106    .gpio           (gpio1)
107 );
108
109 // GPIO2 for Seven segment displays (8 pin)
110 (*dont_touch="true"*)
111 (* keep_hierarchy = "yes" *)
112 vmicro16_gpio_apb # (
113     .BUS_WIDTH    (`APB_WIDTH),
114     .PORTS        (`APB_GPIO2_PINS)
115 ) gpio2_apb (
116     .clk           (clk),
117     .reset         (reset),
118     // apb slave to master interface
119     .S_PADDR       (M_PADDR),
120     .S_PWRITE       (M_PWRITE),
121     .S_PSELx        (M_PSELx[`APB_PSELX_GPIO2]),
122     .S_PENABLE      (M_PENABLE),
123     .S_PWDATA       (M_PWDATA),
124     .S_PRDATA       (M_PRDATA[`APB_PSELX_GPIO2*`APB_WIDTH +: `APB_WIDTH]),
125     .S_PREADY       (M_PREADY[`APB_PSELX_GPIO2]),
126     .gpio           (gpio2)
127 );
128
129 (*dont_touch="true"*)
130 (* keep_hierarchy = "yes" *)
131 apb_uart_tx uart0_apb (
132     .clk           (clk),
133     .reset         (reset),
134     // apb slave to master interface
135     .S_PADDR       (M_PADDR),
136     .S_PWRITE       (M_PWRITE),
137     .S_PSELx        (M_PSELx[`APB_PSELX_UART0]),
138     .S_PENABLE      (M_PENABLE),
139     .S_PWDATA       (M_PWDATA),
140     .S_PRDATA       (M_PRDATA[`APB_PSELX_UART0*`APB_WIDTH +: `APB_WIDTH]),
141     .S_PREADY       (M_PREADY[`APB_PSELX_UART0]),
142     // uart wires
143     .tx_wire       (uart_tx),
144     .rx_wire       (uart_rx)
145 );
146
147 // Shared register set for system-on-chip info
148 // R0 = number of cores
149 (*dont_touch="true"*)
150 (* keep_hierarchy = "yes" *)
151 vmicro16_regs_apb # (
152     .BUS_WIDTH    (`APB_WIDTH),
153     .CELL_DEPTH   (8),
154     .PARAM_DEFAULTS_R0    (`CORES),
155     .PARAM_DEFAULTS_R1    (`SLAVES)
156 ) regs0_apb (
157     .clk           (clk),
158     .reset         (reset),
159     // apb slave to master interface
160     .S_PADDR       (M_PADDR),
161     .S_PWRITE       (M_PWRITE),
162     .S_PSELx        (M_PSELx[`APB_PSELX_REGS0]),
163     .S_PENABLE      (M_PENABLE),
164     .S_PWDATA       (M_PWDATA),
165     .S_PRDATA       (M_PRDATA[`APB_PSELX_REGS0*`APB_WIDTH +: `APB_WIDTH]),
166     .S_PREADY       (M_PREADY[`APB_PSELX_REGS0])
167 );
168
169 (*dont_touch="true"*)
170 (* keep_hierarchy = "yes" *)
171 vmicro16_bram_ex_apb # (
172     .MEM_WIDTH     (`APB_WIDTH),
173     .MEM_DEPTH     (`APB_BRAMO_CELLS),
174     .CORE_ID_BITS  (`clog2(`CORES))
175 ) bram_apb (
176     .clk           (clk),
177     .reset         (reset),
178     // apb slave to master interface
179     .S_PADDR       (M_PADDR),
180     .S_PWRITE       (M_PWRITE),
181     .S_PSELx        (M_PSELx[`APB_PSELX_BRAMO]),
182     .S_PENABLE      (M_PENABLE),
183     .S_PWDATA       (M_PWDATA),
184     .S_PRDATA       (M_PRDATA[`APB_PSELX_BRAMO*`APB_WIDTH +: `APB_WIDTH]),
185     .S_PREADY       (M_PREADY[`APB_PSELX_BRAMO])
186 );
187
188 genvar i;
189 generate for(i = 0; i < `CORES; i = i + 1) begin : cores
190     (* keep_hierarchy = "yes" *)
191     vmicro16_core # (
192         .CORE_ID    (i)
193     ) c1 (
194         .clk         (clk),
195         .reset       (reset),
196         .debug_pc    (debug1[i*8 +: 8]),
197
198         .w_PADDR     (w_PADDR    [`APB_WIDTH*i +: `APB_WIDTH] ),
199         .w_PWRITE     (w_PWRITE   [i] ),
200         .w_PSELx      (w_PSELx    [i] ),
201         .w_PENABLE    (w_PENABLE  [i] ),
202         .w_PWDATA     (w_PWDATA   [`APB_WIDTH*i +: `APB_WIDTH] ),
203         .w_PRDATA     (w_PRDATA   [`APB_WIDTH*i +: `APB_WIDTH] ),
204         .w_PREADY     (w_PREADY   [i] )
205     );
206 end
207 endgenerate
208

```

```

209
210     endmodule

```

vmicro16_isa.v

```

1  // Vmicro16 multi-core instruction set
2  `include "vmicro16_soc_config.v"
3
4  // TODO: Remove NOP by making a register write/read always 0
5  `define VMICRO16_OP_NOP          5'b00000
6  `define VMICRO16_OP_LW           5'b00001
7  `define VMICRO16_OP_SW           5'b00010
8  `define VMICRO16_OP_BIT          5'b00011
9  `define VMICRO16_OP_BIT_OR       5'b00000
10 `define VMICRO16_OP_BIT_XOR      5'b00001
11 `define VMICRO16_OP_BIT_AND      5'b00010
12 `define VMICRO16_OP_BIT_NOT      5'b00011
13 `define VMICRO16_OP_BIT_LSHFT    5'b00100
14 `define VMICRO16_OP_BIT_RSHFT    5'b00101
15 `define VMICRO16_OP_MOV          5'b00100
16 `define VMICRO16_OP_MOVI         5'b00101
17 `define VMICRO16_OP_ARITH_U      5'b00110
18 `define VMICRO16_OP_ARITH_UADD   5'b11111
19 `define VMICRO16_OP_ARITH_USUB   5'b10000
20 `define VMICRO16_OP_ARITH_UADDI  5'b0????
21 `define VMICRO16_OP_ARITH_S      5'b00111
22 `define VMICRO16_OP_ARITH_SADD   5'b11111
23 `define VMICRO16_OP_ARITH_SSUB   5'b10000
24 `define VMICRO16_OP_ARITH_SSUBI  5'b0????
25 `define VMICRO16_OP_BR          5'b01000
26 `define VMICRO16_OP_CMP          5'b01001
27 `define VMICRO16_OP_SETC         5'b01010
28 `define VMICRO16_OP_MULT         5'b01011
29 `define VMICRO16_OP_HALT         5'b01100
30 `define VMICRO16_OP_LWEX         5'b01101
31 `define VMICRO16_OP_SWEX         5'b01110
32
33 // TODO: wasted upper nibble bits in BR
34 `define VMICRO16_OP_BR_U         8'h00
35 `define VMICRO16_OP_BR_E         8'h01
36 `define VMICRO16_OP_BR_NE       8'h02
37 `define VMICRO16_OP_BR_G         8'h03
38 `define VMICRO16_OP_BR_GE       8'h04
39 `define VMICRO16_OP_BR_L         8'h05
40 `define VMICRO16_OP_BR_LE       8'h06
41 `define VMICRO16_OP_BR_S         8'h07
42 `define VMICRO16_OP_BR_NS       8'h08
43
44 // microcode operations
45 `define VMICRO16_ALU_BIT_OR       5'h00
46 `define VMICRO16_ALU_BIT_XOR     5'h01
47 `define VMICRO16_ALU_BIT_AND     5'h02
48 `define VMICRO16_ALU_BIT_NOT     5'h03
49 `define VMICRO16_ALU_BIT_LSHFT   5'h04
50 `define VMICRO16_ALU_BIT_RSHFT   5'h05
51 `define VMICRO16_ALU_LW          5'h06
52 `define VMICRO16_ALU_SW          5'h07
53 `define VMICRO16_ALU_NOP         5'h08
54 `define VMICRO16_ALU_MOV         5'h09
55 `define VMICRO16_ALU_MOVI        5'h0a
56 `define VMICRO16_ALU_MOVI_L      5'h0b
57 `define VMICRO16_ALU_ARITH_UADD   5'h0c
58 `define VMICRO16_ALU_ARITH_USUB   5'h0d
59 `define VMICRO16_ALU_ARITH_SADD   5'h0e
60 `define VMICRO16_ALU_ARITH_SSUB   5'h0f
61 `define VMICRO16_ALU_BR_U        5'h10
62 `define VMICRO16_ALU_BR_E        5'h11
63 `define VMICRO16_ALU_BR_NE       5'h12
64 `define VMICRO16_ALU_BR_G        5'h13
65 `define VMICRO16_ALU_BR_GE       5'h14
66 `define VMICRO16_ALU_BR_L        5'h15
67 `define VMICRO16_ALU_BR_LE       5'h16
68 `define VMICRO16_ALU_BR_S        5'h17
69 `define VMICRO16_ALU_BR_NS       5'h18
70 `define VMICRO16_ALU_CMP         5'h19
71 `define VMICRO16_ALU_SETC         5'h1a
72 `define VMICRO16_ALU_ARITH_UADDI  5'h1b
73 `define VMICRO16_ALU_ARITH_SSUBI  5'h1c
74 `define VMICRO16_ALU_BR          5'h1d
75 `ifdef DEF_ALU_HW_MULT
76 `define VMICRO16_ALU_MULT        5'h1e
77 `endif
78 `define VMICRO16_ALU_BAD          5'h1f
79
80 `define VMICRO16_SFLAG_U         5'h00
81 `define VMICRO16_SFLAG_Z         5'h01
82 `define VMICRO16_SFLAG_L         5'h02

```