Multi-core RISC SoC Design & Implementation

Demonstration Viva

Ben Lancaster

201280376 ELEC5881M - Main Project

August 8, 2019

Quick Links

Main Project

B. Lancaster

Introductio

Top Leve

D ------

Conclusion

- GitHub repository: https://github.com/bendl/vmicro16
- Full Report: https://github.com/bendl/vmicro16/blob/master/docs/reports/build/ELEC5881M_Ben_Lancaster_201280376_Final.pdf
- This presentation: https://github.com/bendl/vmicro16/blob/master/docs/reports/build/ELEC5881M_Ben_Lancaster_201280376_viva.pdf
- About me: https://bendl.me/

Main Project

B. Lancaster

Top Level

Results

Appendix

1 Introduction

2 Top Level Design

3 Results

4 Conclusion

Main Project

B. Lancaster

Introduction Why a project on

CPUs? Why Multi-core? Why RISC?

Design

Results

Conclusion

Appendix

Introduction

Why a project on CPUs? Why Multi-core? Why RISC?

2 Top Level Design

3 Results

4 Conclusion

Why a project on CPUs?

Main Project

B. Lancaster

Why a project on

Why Multi-core? Why RISC?

Top Leve Design

Results

Conclusion

- · CPUs will be used for the rest of humanity
- Understand design constraints and considerations
- Prepare for future employment/work

Why Multi-core?

Main Project

B. Lancaster

Introduction
Why a project on
CPUs?

Why Multi-core? Why RISC?

Top Leve

Design Results

Conclusion

- Rate of single-core speed improvements slowing
- Future of computing = parallel

Why RISC?

Main Project

B. Lancaster

Introduction
Why a project on
CPUs?
Why Multi-core?
Why RISC?

Top Leve Design

Results

Conclusion

Appendix

• Simpler design & impl

- Smaller = fit more cores on a chip
- Previous experience + future work
- I'm a RISC purist

1 Introduction

Main Project

B. Lancaster

Introduction

Top Level

Design

Overview Memory Map

Interconne

Interconne

ISA

Interrup

Synchronisati

Design Challenges

Design Challenges

0 ---- !---!--

Conclusion

Appendix

2 Top Level Design

Overview
Memory Map
Interconnect
ISA
Interrupts
Thread Synchronisation

3 Results

4 Conclusion

Overview

Main Project

B. Lancaster

Introduction

Design

Overview

Interconnect

Interrupts
Thread

Thread Synchronisation Design Challenges

Results

Conclusion

Appendix

What this project produces:

- System-on-Chip with multi-processor functionality
- Custom 16-bit RISC CPU
- Software/Assembly compiler
- Aimed at Design Engineers, not end users

Top Level Block Diagram

Main Project

B. Lancaster

Introduction

Top Leve

Design

Overview Memory Map

Interconnec

ISA


Interrupts

Synchronisation

Design Challenges

Results

Conclusio



Top Level Hierarchy

Main Project

B. Lancaster

Introductio

Top Level

Overview

Memory Map

Interconnect

ISA

Interrupts

Thread


Design Challenges

Results

Conclusion



Memory Map



- Shared Memory*
- Timer + interrupts
- UART send/receive
- GPIO
- Scratch memory
- Extra registers
- + more

Interconnect

Main Project

B. Lancaster

Introduction

Top Lovel

Overview

Overview Memory Map

Interconnect

Interrupts

Thread Synchronisation Design Challenges

Results

Conclusion

Appendix

AMBA APB Bus

- Tristate & Non-tristate (mux) impl
- Originally Wishbone, now APB
- AHB too complex




Figure: Vmicro16 interconnect

Interconnect Schematic

Main Project

B. Lancaster

Introduction

Top Leve

Overview

Memory Map

ISA

ISA Interrupts

Thread

Synchronisation
Design Challenges

Results

Conclusion

Appendix




Figure: Source: ARM AHB-Lite Protocol Specification Figure 4-2.

Instruction Set Architecture

Main Project

B. Lancaster

Top Level

Overview

Memory Map Interconnect

ISA

Interrupts

Thread

Design Challenges

Results

	15-11	10-8	7-5	4-0	rd ra simm5		
	15-11	10-8	7-0		rd imm8		
	15-11	10-0	,, ,		nop		
	15	14:12	11:0		extended immediate		
SPCL	00000	11 bits			NOP		
SPCL	00000	11h'000			NOP		
SPCL	00000	11h'001			HALT		
SPCL	00000	11h'002			Return from interrupt		
LW	00001	Rd	Ra	s5	Rd <= RAM[Ra+s5]		
SW	00010	Rd	Ra	s5	RAM[Ra+s5] <= Rd		
BIT	00011	Rd	Ra	s5	bitwise operations		
BIT_OR	00011	Rd	Ra	00000	Rd <= Rd Ra		
BIT_XOR	00011	Rd	Ra	00001	Rd <= Rd ^ Ra		
BIT_AND	00011	Rd	Ra	00010	Rd <= Rd & Ra		
BIT_NOT	00011	Rd	Ra	00011	Rd <= ~Ra		
BIT_LSHFT	00011	Rd	Ra	00100	Rd <= Rd << Ra		
BIT_RSHFT	00011	Rd	Ra	00101	Rd <= Rd >> Ra		
MOV	00100	Rd	Ra	Х	Rd <= Ra		
MOVI	00101	Rd	1	8	Rd <= 18		
ARITH_U	00110	Rd	Ra	s5	unsigned arithmetic		
ARITH_UADD	00110	Rd	Ra	11111	Rd <= uRd + uRa		
ARITH_USUB	00110	Rd	Ra	10000	Rd <= uRd - uRa		
ARITH_UADDI	00110	Rd	Ra	OAAAA	Rd <= uRd + Ra + AAAA		
ARITH_S	00111	Rd	Ra	s5	signed arithmetic		
ARITH_SADD	00111	Rd	Ra	11111	Rd <= sRd + sRa		
ARITH_SSUB	00111	Rd	Ra	10000	Rd <= sRd - sRa		
ARITH_SSUBI	00111	Rd	Ra	OAAAA	Rd <= sRd - sRa + AAAA		
BR	01000	Rd	i	8	conditional branch		
BR_U	01000	Rd	0000	0000	Any		
BR_E	01000	Rd	0000	0001	Z=1		
BR_NE	01000	Rd	0000	0010	Z=0		
BR_G	01000	Rd	0000 0011		Z=O and S=O		
BR_GE	01000	Rd	0000 0100		S=O		
BR_L	01000	Rd	0000 0101		S != O		
BR_LE	01000	Rd	0000 0110		Z=1 or (S != O)		
BR_S	01000	Rd	0000 0111		S=1		
BR_NS	01000	Rd	0000	1000	S=0		
CMP	01001	Rd	Ra	X	SZO <= CMP(Rd, Ra)		
SETC	01010	Rd		m8	Rd <= (Imm8 _f_ SZO) ? 1 : 0		
MULT	01011	Rd	Ra	X	Rd <= uRd * uRa		
HALT	01100		X				
LWEX	01101	Rd	Ra	s5	Rd <= RAM[Ra+s5]		
					RAM[Ra+s5] <= Rd		
SWEX	01110	Rd	Ra	s5	Rd <= 0 1 if success		

Timer Interrupt Example

Main Project B. Lancaster Overview Memory Man Interrupts Design Challenges **Appendix**

3,000 ns 3,500 ns 4,000 ns 4,500 ns 5,000 ns 5,500 ns Name Value 2,500 ns VII VII VII VII VII > 16 r pc[15:0] 0010 0010 0010 0010 0010 > W r instr[15:0] YO YO YO YO 0 V 0 V 0 V 0 VO VO VO VO 4000 4000 4000 4000 4000 > W reas(0:7)(15:0) 0010 0100 0008 0 0010,0100,0008,0000,0000,000 > COALU V TI INT > W ints[7:0] 01 > W ints vector[127:0] 0000000000000000 ints_mask[7:0] 0 f 14 w intr M has int 14 int pending W int pending ack U reas use int > " MMU) To C1 IN TIMEO ₩ out M S PSELX U we

.870.000 ns

3.870.000 ns

Demo: 2 Core LED toggle (GPIO0) with TIMR0 1s interrupt (interrupts_2.s)

Thread Synchronisation

Main Project

B. Lancaster

Introductio

Top Lev

Overview Memory Map Interconnect

Interrupts
Thread
Synchronisation

Design Challenges

Results

Conclusion

- Semaphores, mutexes, memory barriers
- Prevent race conditions
- LW[EX] and SW[EX]

```
try_inc:
    // load and lock
    // (if not already locked)
    lwex
            r0. r1
    // do something
    // (i.e. add 1 (semaphore))
    addi
            r0, #0x01
    // attempt store
    SWex
            r0. r1
    // check success (== 0)
            r0. r3
    cmp
    // if not equal (NE), retry
            r4, try_inc
    movi
            r4, BR_NE
    hr
critical:
    // r0 is latest value
```

Thread Synchronisation - Flow Chart

Main Project

B. Lancaster

Introduction

Top Leve

Design

Memory Map

Interconne

Interconne

ISA Interrupts


Thread

Synchronisation

Design Challenges

riesuits

Conclusion



Thread Synchronisation - HW

Main Project

B. Lancaster

Introduction

Top Leve

Design

Memory Map

Interconne

ISA

Interrupts

Thread Synchronisation

Design Challenges

Results

Conclusio

Appendix




Figure: HW impl

Demo: 8 core number summation (sum.s)

Design Challenges

Main Project

B. Lancaster

Introductio

....

Design

Overview Memory Man

Interconne

Interconi

Interrupts

Thread

Design Challenges

_


Results

Conclusion

Appendix

Memory Limitations

Each core has it's own instruction memory



Design Challenges

Main Project

B. Lancaster

Introductio

Top Leve

Design

Memory Map

Interconn

ISA

Interrupts

Thread


Design Challenges

Describe

Canalysis

Appendix

Memory Limitations - Solution Global instruction ROM



Main Project

B. Lancaster

Introduction

Top Level Design

Design

Results

Summation - Shared Instruction ROM

Conclusion

Appendix

Introduction

2 Top Level Design

3 Results Summation Summation - Shared Instruction ROM

4 Conclusion

Summation - Multi-core vs Single-Core

240 samples (@30 cores = 8 samples per core)

Main Project

B. Lancaster

Introduction


Top Leve

Results

Summation - Shar

Conclusion






Shared Instruction ROM

240 samples (@30 cores = 8 samples per core)

Main Project B. Lancaster

Summation - Shared Instruction ROM



Main Project

B. Lancaster

Introduction

Top Level Design

Results

ricoun

Conclusion

Future Improvements Q&A

Appendix

Introduction

2 Top Level Design

Results

4 Conclusion
Accomplishments
Future Improvements
Q&A

Accomplishments

Main Project

B. Lancaster

Introduction

Top Leve Design

Result

Conclusio

Future Improvements Q&A

- System-on-Chip with peripherals
 Timers, GPIO, UART, Registers, Memory
- Common multi-thread/core synchronisation primitives
- AMBA APB bus interconnects
- Interrupts with hardware context-switching
- Understanding of limitations and solutions

Future Improvements

Main Project

B. Lancaster

Introduction

Design

Result

Accomplishments

Future Improvements

- Global Reset
- On-chip Programming
- Per-core gating/enabling
- Improve memory bottleneck

Main Project

B. Lancaster

Q&A


Introductio

Design

Results

Accomplishments

Future Improvements
O&A



Q&A

Main Project

B. Lancaster

Introductio

Top Leve Design

Results

Conclusio

Future Improve

Q&A

Appendi

• GitHub repository: https://github.com/bendl/vmicro16

- Full Report: https://github.com/bendl/vmicro16/blob/master/docs/reports/build/ELEC5881M_Ben_Lancaster_201280376_Final.pdf
- Presentation tools:
 - Latex Beamer
 - \usecolortheme{orchid}
 - \useoutertheme[hideothersubsections]{sidebar}

Main Project

B. Lancaster

Introduction

Top Level Design

Results

Conclusion

Appendix

Context Identification

Main Project

B. Lancaster

ntroduction

Top Level Design

Results

Conclusion

Appendix




Figure: Special Registers 0x0080 to 0x008F

```
entry:
    // get core idx 0x80 in r7
    movi
            r7. #0x80
    l w
             r7. r7
       Branch away if not core 0
            r7. r0
    cmp
    movi
            ro, exit
    br
             ro. BR_NE
    // Core 0 only instructions
    nop
    nop
    nop
exit:
    halt
```

HW - How do I know which core this lwex/swex is from?

Main Project

B. Lancaster

Introduction

Top Leve Design

Results

Conclusion

Appendix

20	19	18	17	16	15	0			
LE	SE	CC	RE.	ID	Address		PADDR[20:0]		
					Write data		PWDATA[15:0]		
	Read Data						PRDATA[15:0]		
						WE	PWRITE[0:0]		
						EN	PENABLE[0:0]		

The Core Idx is sent with each MMU request to the shared bus.

33	62	41	20 0)
Core N -1		Core 1	Core 0	

PADDR*NUMCORES-1:0 interconnect input.

BRAM Utilisation per Entity

Main Project


B. Lancaster

Introductio

Top Leve Design

Results

Conclusio



Halt State Low Power

Main Project

B. Lancaster

Introduction

Top Level Design

Results

Conclusion

4,179,000 ns 4,1	79,500 ns	4,180,000 ns	4,180,500 ns	4,181,000	ns	4,181,500 ns	4,182,000
000c			001f \ \(\) (0			000c	
0001	X.	\0900\\	1100 (((1100 (0001	
7	\$	4 3 4 4	3 4 4 4	(3)		7	
00c	X	√ 01c √ √ √	01f \\\(023 ()		00c	
0001		\0900\\\	1100 \ \ \ \	1100 ()		0001	
		[000f,0100,00	08,0000,0000,0000	,0000,0000]		
					1,260.000) ns	

Partial Address Decoding

Main Project

B. Lancaster

Introduction

Top Leve

Results

Conclusio

