Multi-core RISC Processor Design and Implementation (Rev. 2.02)

ELEC5881M - Final Report

Ben David Lancaster

Student ID: 201280376

Submitted in accordance with the requirements for the degree of Master of Science (MSc) in Embedded Systems Engineering

Supervisor: Dr. David Cowell Assessor: Mr David Moore

University of Leeds

School of Electrical and Electronic Engineering

August 29, 2019

Word count: 8963

Abstract

This interim report details the 4-month progress on a project to design, implement, and verify, a multi-core FPGA RISC processor. The project has been split into two stages: firstly to build a functional single-core RISC processor, and then secondly to add multiprocessor principles and functionality to it.

Current multiprocessor and network-on-chip communication methods have been discussed and how they could be included in this multi-core RISC design. To-date, a 16-bit instruction set architecture has been designed featuring common load/store instructions, comparison, and bitwise operations. A single-core processor has been implemented in Verilog and verified using simulations/test benches running various simple software programs.

Future tasks have been planned and will focus on the second stage of the project. Work will start on designing a loosely coupled multiprocessor communication interface and bringing them to the single-core processor.

Declaration of Academic Integrity

The candidate confirms that the work submitted is his/her own, except where work which has formed part of jointly-authored publications has been included. The contribution of the candidate and the other authors to this work has been explicitly indicated in the report. The candidate confirms that appropriate credit has been given within the report where reference has been made to the work of others.

This copy has been supplied on the understanding that no quotation from the report may be published without proper acknowledgement. The candidate, however, confirms his/her consent to the University of Leeds copying and distributing all or part of this work in any forms and using third parties, who might be outside the University, to monitor breaches of regulations, to verify whether this work contains plagiarised material, and for quality assurance purposes.

The candidate confirms that the details of any mitigating circumstances have been submitted to the Student Support Office at the School of Electronic and Electrical Engineering, at the University of Leeds.

Name: Ben David Lancaster

Date: August 29, 2019

Acknowledgements

I would like to thank my supervisor, David Cowell, and assessor, David Moore, for giving me the opportunity to explore a project of my choosing.

Revision History

Date	Version	Changes
10/04/2019	2.02	Update future stages.
05/04/2019	2.01	Fix processor RTL diagram.
04/04/2019	2.00	Initial processor RTL diagram.
01/04/2019	1.00	Initial section outline.

Document revisions.

Table of Contents

1	Intr	oductio	n	11
	1.1	Why N	Multi-core?	11
	1.2	Why R	RISC?	12
	1.3	Why F	PGA?	12
2	Bac	kground	<u>.</u>	13
	2.1	Amdal	hl's Law and Parallelism	13
	2.2	Loosel	y and Tightly Coupled Processors	13
	2.3	Netwo	ork-on-chip Architectures	14
3	Proj	ect Ove	erview	16
	3.1	Project	Deliverables	16
		3.1.1	Core Deliverables (CD)	16
		3.1.2	Extended Deliverables (ED)	17
	3.2	Project	t Timeline	18
		3.2.1	Project Stages	18
		3.2.2	Project Stage Detail	18
		3.2.3	Timeline	20
	3.3	Resour	rces	20
		3.3.1	Hardware Resources	21
		3.3.2	Software Resources	21
	3.4	Legal a	and Ethical Considerations	22
4	Sing	gle-core	Design	2 3
	4.1	Introd	uction	2 3
	4.2	Design	and Implementation	2 3
		4.2.1	Instruction Set Architecture	24
		4.2.2	Memory Management Unit	25
		4.2.3	Instruction and Data Memory	25
		4.2.4	ALU Design	25
		4.2.5	Decoder Design	27
		4.2.6	Pipelining	27
		4.2.7	Design Optimisations	28
	13	Intorry	unto	20

TABLE OF CONTENTS 5

		4.3.1 Overview	29
		4.3.2 Hardware Implementation	29
		4.3.3 Software Interface	30
		4.3.4 Design Improvements	31
	4.4	Verification	32
5	Inte	connect 3	33
	5.1	Introduction	33
		5.1.1 Comparison of On-chip Buses	33
	5.2	Overview	34
		5.2.1 Design Considerations	35
	5.3	Interfaces	36
		5.3.1 Master to Slave Interface	36
		5.3.2 Multi-master Support	37
	5.4		38
6			10
	6.1		! 0
	6.2	0	10
		1	1
	6.3	Memory Map	13
7	Mul	i-core Communication 4	15
	7.1	Introduction	! 5
		7.1.1 Design Goals	<u>1</u> 5
		7.1.2 Context Identification	! 5
		7.1.3 Thread Synchronisation	1 6
8	Ana	ysis & Results 4	19
	8.1	•	<u>1</u> 9
	8.2		<u>1</u> 9
			<u>1</u> 9
			51
	8.3		51
			51
			52
			53
			54
	8.4		54
•	•		
9			56
	9.1		66
	9.2	Conclusion	6
Re	eferer	ces 5	58

TABLE OF CONTENTS 6

Ap	pend	dices	59
A	Peri	pheral Information	59
	A.1	Special Registers	5 9
	A.2	Watchdog Timer	60
	A.3		60
	A.4	Timer with Interrupt	61
	A.5	UART Interface	61
В	Add	itional Figures	62
	B.1	Register Set Multiplex	62
	B.2	Instruction Set Architecture	63
C	Con	figuration Options	64
	C .1	System-on-chip Configuration Options	64
	C.2	Core Options	65
	C.3	Peripheral Options	66
D	Viva	Demonstration Examples	67
	D.1	2-core Timer Interrupt and ISR	67
	D.2	1-160 Core Parallel Summation	69
E	Cod	e Listing	71
	E.1	SoC Code Listing	7 1
		E.1.1 vmicro16_soc_config.v	7 1
		E.1.2 top_ms.v	7 3
		E.1.3 vmicro16_soc.v	7 4
		E.1.4 vmicro16.v	81
	E.2	Peripheral Code Listing	94
	E.3	Assembly Compiler Listing	
	E.4	Text Compiler Listing	04

List of Figures

4. 1	and IO modules and uses a Message Transfer System to perform inter-node	
	communication. Image source: [1]	14
2.2	A tightly coupled multiprocessor system. Nodes are directly connected to memory and IO modules. Image source: [1]	14
2.3	A multiprocessor network-on-chip architecture with 16 processing nodes. Nodes are connected in a grid formation with routers and links. Image source: [2]	15
3.1	Project stages in a Gantt chart.	20
3.2	Terasic DE1-SoC development board featuring the Altera Cyclone V FPGA and many peripherals. Image source: [3]	21
3.3	Minispartan-6+ development board featuring the Xilinx Spartan 6 XC6SLX9.	
	Note that the XC6SLX9 and XC6SLX25 FPGAs share the same board. Image source: [4]	22
4.1	Vmicro16 RISC 5-stage RTL diagram showing: instruction pipelining (data passed forward through clocked register banks at each stage); branch address calculation; ALU operand calculation (rd2 or imm); and program counter incrementing.	24
4.2	Vmicro16 ALU diagram showing clocked inputs from the previous IDEX stage	
4.3	being	20
	normal state	30
4.4	The interrupt vector $(0x0100 - 0x0107)$ consists of eight 16-bit values that point to memory addresses of the instruction memory to jump to	30
4.5	Interrupt Mask register (0x0108). Each bit corresponds to an interrupt source. 1 signifies the interrupt is enabled for/visible to the core. Bits [7:2] are left to the designer to assign. Bit 0 is assigned to TIMR0's interval timer. Bit 1 is assigned	
	to the UART0's receiver (unassigned if DEF_USE_REPROG is enabled)	31
5.1	Waveform showing an APB read transaction	34

LIST OF FIGURES 8

5.2	Block diagram of the Vmicro16 system-on-chip	35
5.3	Foo	38
6.1	Schematic showing the address decoder (addr_dec) accepting the active PADDR	
	signal and outputting PSEL chip enable signals to each peripheral	41
6.2	Example 4-bit binary comparator which compares the bits (a, b, c, d) to the constant value 1010. The 0s of the constant are inverted and then all are passed	
	to a wide-AND	41
6.3	Bits [7:3] of an 8-bit PADDR signal are used as inputs to 5-bit LUTs to generate a PSEL signal. In addition, a default error case is shown allowing the address	
6.4	decoder to detect incorrect PADDR values (e.g. if no PSEL signals are generated). Partial address decoding used by the Vmicro16 SoC design. Each peripheral	42
0.1	shown only needs to decode a signal bit to determine if it is enabled	42
6.5	Memory map showing addresses of various memory sections	44
7.1	Block digram showing the main multi-processing components: the CPU array	
	and a peripheral interconnect used for core synchronisation	46
7.2	Vmicro16 Special Registers layout (0x0080 - 0x008F)	46
7.3	Assembly code for locking a mutex. r1 is the address to lock. r3 is zero. r4 is	
	the branch address	47
8.1		50
8.2		51
8.3	Cyclone V maximum design frequency for various core count configurations	51
8.4	Chart showing how the communication times (Tbus) and serial times (Tsum) changes with core count	53
8.5	Similar to Figure 8.4 but using shared instruction memory to reduce block	
	memory requirements per core	54
A.1	Vmicro16 Special Registers layout (0x0080 - 0x008F)	60
B.1	Normal mode (bottom) and interrupt mode (top) register sets are multiplexed	
	to switch between contexts	62
B.2	Vmicro16 instruction set architecture.	63

List of Tables

3.1	Project stages throughout the life cycle of the project	19
C .1	SoC Configuration Options	64
C.2	Core Options	65
C.3	Peripheral Options	66

List of Listings

1	ALU branch detection using flags: zero (Z), overflow (V), and negative (N)	26
2	Vmicro16's ALU implementation named vmicro16_alu. vmicro16.v	27
3	Vmicro16's ALU implementation named vmicro16_alu. vmicro16.v	27
4	Vmicro16's decoder module code showing nested bit switches to determine the	
	intended opcode. vmicro16.v	27
5	RAM and lock memories instantiated by the shared memory peripheral	47
6	Assembly code for a memory barrier. Threads will wait in the barrier_wait	
	function until all other threads have reached that code point	48
7	Variable size inputs and outputs to the interconnect	62

Chapter 1

Introduction

1.1	Why Multi-core?	11
1.2	Why RISC?	12
1.3	Why FPGA?	12

This project will detail the design, implementation, and verification, of a new multi-core RISC processor aimed at FPGA devices. This project was chosen due to my interest in processor design, in which I have only previously designed single-core RISC processors, and wish to extend this knowledge to gain a basic understanding of multi-core communication, design considerations, and the challenges of software and hardware parallelism first hand.

I will use this opportunity to further develop my knowledge of FPGA and processor design by implementing, designing, and verifying, a multi-core RISC processor from scratch, including the design of a communication interface between multiple cores.

1.1 Why Multi-core?

Moore's Law states that the number of transistors in a chip will double every 2 years. CPU designers would utilize the additional transistors to add more pipeline stages in the processor to reduce the propagation delay which would allow for higher clock frequencies.

The size of transistors have been decreasing and today can be manufactured in sub-10 nanometer range. However, the extremely small transistor size increases electrical leakage and other negative effects resulting in unreliability and potential damage to the transistor. The high transistor count produces large amounts of heat and requires increasing power to supply the chip. These trade-offs are currently managed by reducing the input voltage, utilising complex cooling techniques, and reducing clock frequency. These factors limit the performance of the chip significantly. These are contributing factors to Moore's Law *slowing* down. The capacity limit of the current-generation planar transistors is approaching and so in order for performance increases to continue, other approaches such as alternate transistor technologies like Multigate transistors [5], software and hardware optimisations, and multi-processor architectures are employed.

This report will focus on the latter: to produce a small multi-core processor that can utilise software-based parallelism to gain performance benefits, compared to a larger single-core

design.

1.2 Why RISC?

RISC architectures feature simpler and fewer instructions compared to CISC, which emphasises instructions that perform larger tasks. A single CISC instruction might be performed with multiple RISC instructions. Because of the fewer and simpler instructions, RISC machines rely heavily on software optimisations for performance. RISC instruction sets are based on load/store architectures, where most instructions are either register-to-register or memory reading and writing [6]. This constraint greatly reduces complexity.

RISC architectures are easier to design implement, especially for beginners, due to their simpler instructions that share the same pipeline, compared to CISC where there may be different pipeline for each instruction, which would greatly consume FPGA resources.

1.3 Why FPGA?

Field programmable gate arrays (FPGA) are a great choice for prototyping digital logic designs due to their programmable nature and quick development times.

My previous experience with FPGAs in previous projects will reduce risk and learning times and allow for more time to be spent on adding and extending features (discusses further in section 3.1).

FPGAs, however, may not be suitable for prototyping all register-transistor logic (RTL) projects. Larger RTL projects, such as large commercial processors, may greatly exceed the logic cell resources available in today's high-end FPGA devices and may only be prototyped through silicon fabrication, which can be expensive. This resource limitation will not be problem as the project aims to produce a small and minimal design specifically for learning about multi-core architectures.

Chapter 2

Background

2.1	Amdahl's Law and Parallelism	13
2.2	Loosely and Tightly Coupled Processors	13
2.3	Network-on-chip Architectures	14

2.1 Amdahl's Law and Parallelism

In many applications, not restricted to software, there may exists many opportunities for processes or algorithms to be performed in parallel. These algorithms can be split into two parts: a serial part that cannot be parallised, and a part that can be parallelised. Amdahl's Law defines a formula for calculating the maximum *speedup* of a process with potential parallelism opportunities when ran in parallel with n many processors. Speedup is a term used to describe the potential performance improvements of an algorithm using an enhanced resource (in this case, adding parallel processors) compared to the original algorithm. Amdalh's Law is defined below, where the potential speedup S_p is dependant on the portion of program that can be parallelised p and the number of processing cores n:

$$S_p = \frac{1}{(1-p) + \frac{p}{n}} \tag{2.1}$$

This formula will be used throughout the project to gauge the the performance of the multi-core design running various software algorithms.

2.2 Loosely and Tightly Coupled Processors

Multiprocessor systems can be generalised into two architectures: loosely and tightly coupled, and each architecture has advantages and disadvantages. In loosely coupled systems, each processing node is self-contained – each node has it's own dedicated memory and IO modules. Communication between nodes is performed over a *Message Transfer System (MTS)* [1] in a master-slave control architecture.

Scalability in loosely coupled systems is generally easier to implement as each node can simply be appended to the shared MTS interface without large modifications to the rest of the system. Scalability is an important concern in this project as I wish to test the developed solution with a range of processing nodes.

As loosely coupled system's nodes feature there own memory and IO modules, they generally perform better in cases where interaction between nodes is not prominent – each node can store a separate part of the software program in it's memory module allowing simultaneous executing of the program.

In scenarios where inter-node communication is prominent however, access to the MTS interface must be scheduled to avoid access conflicts which introduces delays and idle times in the software programs execution, resulting in lower throughput. Figure 2.1 shows a general layout of a loosely coupled multiprocessor system.

Tightly coupled systems feature processing nodes that do not have their own dedicated memory or IO modules – each node is directly connected to a shared memory module using a dedicated port. In scenarios where inter-node communication is prominent, tightly coupled systems are generally better suited as nodes are directly connected to a shared memory and do not need to wait to use a shared bus.



Figure 2.1: A loosely coupled multiprocessor system. Each node features it's own memory and IO modules and uses a Message Transfer System to perform inter-node communication. Image source: [1].

Figure 2.2: A tightly coupled multiprocessor system. Nodes are directly connected to memory and IO modules. Image source: [1].

This project will utilise a loosely coupled architecture due to it's easier scalability implementation and my previous experience with the design of single-core processors. Although it will require a scheduler to access the MTS, the experience and knowledge gained from this task will be greatly beneficial for future projects.

2.3 Network-on-chip Architectures

Network-on-chip (NoC) architectures implement on-chip communication mechanisms that are based on network communication principles, such as routing, switching, and massive scalability [7]. NoC's can generally support hundreds to millions of processing cores. Figure 2.3 shows an example 16-core network-on-chip architecture. NoC's can scale to very large sizes while not sacrificing performance because each processor core is able to drive the network rather than needing to wait for a shared bus to become free before doing so.

The greater the number of cores in a network-on-chip design, the greater quality of service

(QoS) problems arise. As such, network-on-chip architectures suffer the same problems as networks, such as fairness and throughput [8].




Figure 2.3: A multiprocessor network-on-chip architecture with 16 processing nodes. Nodes are connected in a grid formation with routers and links. Image source: [2].

Chapter 3

Project Overview

3.1	Projec	t Deliverables	16
	3.1.1	Core Deliverables (CD)	16
	3.1.2	Extended Deliverables (ED)	17
3.2	Projec	et Timeline	18
	3.2.1	Project Stages	18
	3.2.2	Project Stage Detail	18
	3.2.3	Timeline	2 0
3.3	Resou	irces	2 0
	3.3.1	Hardware Resources	2 1
	3.3.2	Software Resources	21
3.4	Legal	and Ethical Considerations	22

This chapter discusses the the project's requirements, goals, and structure.

3.1 Project Deliverables

The project's deliverables are split into two sections: core deliverables (CD) – each deliverable must be satisfied for the project to be a minimum viable product (MVP), and extended deliverables (ED) – deliverables that are not required for a MVP – features that only improve upon an existing feature.

3.1.1 Core Deliverables (CD)

The project's core deliverables are described below.

CD1 Design a compact 16-bit RISC instruction set architecture.

The instruction set will be the primary interface to control the processor from software. An instruction set will be required to implement the custom multi-core communication interface.

It was decided to design a new instruction set rather than to extend an existing architecture as this will increase my knowledge of the constraints to consider when designing instruction sets and processors.

CD2 Design and implement a Verilog RISC core that implements the ISA in CD1.

The Verilog RISC core will be able to run software program written for the instruction set architecture.

CD3 Design and implement an on-chip interconnect for multi-core processing (2 to 32 cores) using the RISC core from CD2.

The interconnect will be a chief requirement to enable multi-core communication. The interconnect should support up to 32 cores, however FPGA implementation constraints may limit this due to limited resources.

The interconnect will control communication between the cores to enable software parallelism.

CD4 Analyse performance of serial and parallel software algorithms, such as parallel DFT, on the processor.

To evaluate the effectiveness of the developed solution, a serial and parallel implementation of a simple computing algorithm (parallel reduction, sorting) will be ran on the processor and it's performance analysed. Effectiveness will be rated on total algorithm run-time and the speed-up gained by adding more cores.

CD5 Allow the RISC core to be easily compiled to multiple FPGA vendors (Xilinx, Altera).

The developed solution should be generic and portable to allow it to be used across a wide-range of FPGA vendors and devices.

Verilog is a generic implementation-independent hardware-description language and so designing implementation specific modules is recommended.

A key consideration for this requirement is to consider the varying hard IP provided by the FPGA vendors (such as BRAM, ethernet, and PCIe [9, 10]). To overcome this problem, the developed Verilog code will conditionally compile where vendor specific requirements are present.

3.1.2 Extended Deliverables (ED)

The project's extended deliverables are described below.

- **ED1** Design a RISC core with an instructions-per-clock (IPC) rating of at least 1.0 (a single-cycle CPU).
- **ED2** Design a RISC core with a pipe-lined data path to increase the design's clock speed.
- **ED3** Design a scalable multi-core interconnect supporting arbitrary (more than 32) RISC core instances (manycore) using Network-on-Chip (NoC) architecture.
- **ED4** Design a compiler-backend for the PRCO304 [11] compiler to support the ISA from **CD1**. This will make it easier to build complex multi-core software for the processor.
- **ED5** The RISC core can communicate to peripherals via a memory-mapped addresses using the Wishbone bus.

- **ED6** Implement various memory-mapped peripherals such as UART, GPIO, LCD, to aid visual representation of the processor during the demonstration viva.
- **ED7** Store instruction memory in SPI flash.
- ED8 Reprogram instruction memory at runtime from host computer.
- ED9 Processor external debugger using host-processor link.

3.2 Project Timeline

3.2.1 Project Stages

The project is split up into many stages to aid planning and management of the project. There are 8 unique stage areas: 1. Inital project conception; 2 Basic RISC core development; 3. Extended RISC core development; 4. Multi-core development; 5. Processor quality-of-life (QoL) improvements; 6. Compiler development; 7. Demo preparation, and 8. Final report.

The project stages are shown in Table 3.1.

3.2.2 Project Stage Detail

Stages 1.0 through 1.2 – Research and Project Conception

These stages cover initial research of existing problems and solutions in the multiprocessor area. The instruction set architecture is also proposed that later stages will implement.

Stages 2.1 through 2.3 - Processor module Design, Implementation, and Integration

These stages cover the design, implementation, and integration of key processor core modules such as the instruction decoder, register sets and local memory. Integration of all the modules is a challenging task because some modules have both asynchronous and synchronous signals that need to be timed correctly in order for other modules to receive valid data. An example of this is the register set which has asynchronous read ports that are later clocked in the instruction decode stage.

Stages 3.1 through 3.4 – Advanced Processor Implementation

These stages add advanced features to the processor to provide a more functional product. Although these stages are classified as extended, their technical requirement to design and implement is not great and so are have time allocations in the project schedule. The extended features that these stages introduce are: pipelined processor stages – to drastically increase processor performance; provide a memory-mapped peripheral interface through the MMU; provide a Wishbone master interface to the MMU – allowing external peripherals such as GPIO and LCD displays to be utilised in a modular fashion; and to implement a cache memory for each processor core.

Stage	Title	Start Date	Days	Core	Applicable Deliverables
1.0	Research	Feb 04	7	x	
1.1	Requirement gathering/review	Feb 11	14	х	
1.1	Processor specification, architecture, ISA	Feb 18	100	х	CD1
1.2	Stage/Time Allocation Planning	Feb 25	7	x	
2.1	Decoder, Register Set, impl & integration	Feb 25	14	x	CD2
2.2	Register set impl & integration	Mar 04	14	x	CD2
2.3	Local memory impl & integration	Mar 11	14	х	CD2
3.1	Memory mapped register layout & impl	Apr 01	21		ED5
3.2	Wishbone peripheral bus connected to MMU	Apr 08	21		ED5
3.3	Pipelined implementation and verification	Apr 15	21		ED2
3.4	Cache memory design & impl	Apr 22	28		ED2
4.1	Multi-core communication interface	TBD	TBD	x	CD3
4.2	Shared-memory controller	TBD	TBD	x	CD3
4.3	Scalable multi-core interface (10s of cores)	TBD	TBD	x	CD3
4.4	Multi-core example program (reduction)	TBD	TBD	x	CD4
5.1	SPI-FPGA interface for OTG programming	TBD	TBD		ED7
5.2	FPGA-PC interfacing	TBD	TBD		ED9
5.3	FPGA-PC debugging (instruction breakpoints)	TBD	TBD		ED9
6.1	Compiler backend for vmicro16	TBD	TBD		ED4
6.2	Compiler support for multi-core codegen	TBD	TBD		ED4
7.1	Wishbone peripherals for demo	TBD	TBD	x	CD4
8.1	Final Report	TBD	TBD	x	

 Table 3.1: Project stages throughout the life cycle of the project.

Stages 4.1 through 4.4 – Multiprocessor Functionality

These stages are dedicated to adding multiprocessor functionality using a loosely coupled architecture to the processor.

Stages 5.1 through 5.3 – Debugging Features

These stages cover debugging features and are classified as extended due to the large development time required to implement them as well as not being related to multiprocessor systems.

Stages 6.1 through 6.2 - Compiler Backends

These stages cover the implementation of a compiler backend to ease software writing and programming of the processor.

Stage 7.1 – Wishbone Peripherals

Additional Wishbone peripherals, such as SPI and timers will be added to produce a more useful multiprocessor system.

Stage 8.1 – Final Report

This stage is dedicated to the final report write-up. It is expected to be an iterative task that is active throughout the lifespan of the project.

3.2.3 Timeline

The project stages from Table 3.1 are displayed below in a Gantt chart.




Figure 3.1: Project stages in a Gantt chart.

3.3 Resources

This section describes the hardware and software resources required to fulfil the project.

3.3.1 Hardware Resources

Core deliverable CD5 requires the designed RISC core to be implemented and demonstrated on multiple FPGA devices. Although my design should synthesise for physical IC implementation, due to high costs and lengthy production times, it is not a primary development target. Due to having past experience with Xilinx FPGAs from my placement work and experience with Altera from university modules it was decided to target the Xilinx Spartan 6 XC6SLX9 and the Altera Cyclone V.

Terasic DE1-SoC Development Board

The Terasic DE1-SoC development board features a large Cyclone V FPGA and many peripherals, such as seven-segment displays, 64 MB SDRAM, ADCs, and buttons and switches, which will aid demonstration of the project. The development board is available through the university so the cost is negligible. Figure 3.2 shows the peripherals (green) available to the FPGA.




Figure 3.2: Terasic DE1-SoC development board featuring the Altera Cyclone V FPGA and many peripherals. Image source: [3].

Minispartan 6+ FPGA Development Board

The Minispartan 6+ is a hobbyist FGPA development board with fewer peripherals than the DE1-SoC. The board features a Xilinx Spartan 6 XC6LX9 which has far fewer resources than the DE1-SoC's Cyclone V however it's simplicity and my familiarity with Xilinx's software suite will speed up development. The development board is shown in Figure 3.3.

3.3.2 Software Resources

Intel Quartus

Intel Quartus Prime is a paid-for SoC, CPLD, and FPGA software suite targeting Intel's Stratix, Arria, and Cyclone based FPGAs. The university provides student licences which will be used




Figure 3.3: Minispartan-6+ development board featuring the Xilinx Spartan 6 XC6SLX9. Note that the XC6SLX9 and XC6SLX25 FPGAs share the same board. Image source: [4].

via VPN.

Xilinx ISE Webpack

Xilinx ISE Webkpack is Xilinx's free software suite for FPGA development for Spartan 6 based FPGAs. Due to ISE's intuitive and fast work flow, most of the initial simulation and verification processes will be performed using ISE. This will greatly improve development times.

Verilator

Verilator is an open-source Verilog to C++ transpiler which provides a C++ interface to simulate Verilog modules and read/write values similar to a test bench. Verilator will be used for specific modules within the RISC core such as the ALU and decoder as Verilator is useful when performing exhaustive verification.

3.4 Legal and Ethical Considerations

The RISC core is designed to be used as an academic research and educational tool to aid learning and understanding of RISC and multi-core machines. It should not be use for roles where mission critical or safety is a factor.

The processor does not provide any memory protection features and any software running on the processor has full access to all memory.

The processor does not store/track/predict software instructions. The processor uses pipelining techniques to improve performance which results in future instructions entering the pipeline even if the software's logical sequence does not include these instructions. This could result in security vulnerabilities similar to Intel's Spectre vulnerability [12].

Chapter 4

Single-core Design

4.1	Introduction		
4.2	Design and Implementation		
	4.2.1	Instruction Set Architecture	4
	4.2.2	Memory Management Unit	5
	4.2.3	Instruction and Data Memory	5
	4.2.4	ALU Design	5
	4.2.5	Decoder Design	7
	4.2.6	Pipelining	7
	4.2.7	Design Optimisations	8
4.3	Interr	upts	8
	4.3.1	Overview	9
	4.3.2	Hardware Implementation	9
	4.3.3	Software Interface	0
	4.3.4	Design Improvements	1
11	Verific	ration 3	2

4.1 Introduction

While the majority of this report will focus on the multi-processing functionality of this project, it is important understand the design decisions of the single core to understand the features and limitations of the multi-core system-on-chip as a whole.

4.2 Design and Implementation

The single-core design is a traditional 5-stage RISC processor (fetch, decode, execute, memory, write-back). The core uses separate instruction and data memories in the style of a Harvard architecture.

To satisfy CD5, the Verilog code will be self-contained in a single file. This reduces the hierarchical complexity and eases cross-vendor project set-up as only a single file is required to be included.




Figure 4.1: Vmicro16 RISC 5-stage RTL diagram showing: instruction pipelining (data passed forward through clocked register banks at each stage); branch address calculation; ALU operand calculation (rd2 or imm); and program counter incrementing.

A small reduction in size within the single-core will result in substantial size reductions in

4.2.1 Instruction Set Architecture

Core deliverable CD1 details the background for the requirement of a custom instruction set architecture. The 16-bit instruction set listing is shown in Figure B.2.

In this proposed architecture, most instructions are *destructive* meaning that source operands also act as the destination, hence effectively *destroying* the original source data. This design

decision reduces the complexity of the ISA as traditional three operand instructions, for example add r0, r1, can be encoded using only two operands add r0, r1. However, this does increase the complexity of compilers as they may need to make temporary copies of registers as the instructions will *destroy* the original source data.

The instruction set is split into 7 categories (highlighted by colours in Figure B.2):

- Special instructions, such as halting and interrupt returns;
- Bitwise operations, such as XOR and AND;
- Signed arithmetic;
- Unsigned arithmetic;
- Conditional branches and compare instructions;
- and Load/store instructions, with their atomic equivalents.

4.2.2 Memory Management Unit

It was decided to use a memory management unit (MMU) to make it easier and extensible to communicate with external peripherals or additional registers. This method transparently uses the existing LW[EX]/SW[EX] to easily provide an arbitrary number of peripherals/special purpose addresses to the software running on the processor.

4.2.3 Instruction and Data Memory

The design uses separate instruction and data memories similar to a Harvard architecture computer. This architecture was chosen due because it is generally easier to implement, however later resulted in design challenges in large multi-core designs. This is discussed later in the report.

Each single-core has it's own *scratch* memory – a small RAM-like memory which can be used for stack-space and arrays too large to fit into the 8 registers. These memories are provided as is – meaning it's up to the software to implement and provide any stack-frame, function, and calling, functionality. Each core also features it's own read-only instruction memory that is programmed at compile time of the design, or via the UARTO reciever interface (discussed later). Both of these memories map onto synchronous, read-first, single-port, FPGA block RAMs to minimise LUT requirements.

Users can customise the size of these memories by tweaking the following parameters in the vmicro16_soc_config.v file: DEF_MEM_INSTR_DEPTH for the instruction memory, and DEF_MEM_SCRATCH_DEPTH for the scratch memory.

4.2.4 ALU Design

The Vmicro16's ALU is an asynchronous module that has 3 inputs: data a; data b; and opcode op; and outputs data c. The ALU is able to operate on both register data (rd1 and rd2) and

immediate values. A switch is used to set the b input to either the rd2 or imm value from the previous stage.




Figure 4.2: Vmicro16 ALU diagram showing clocked inputs from the previous IDEX stage being

The ALU also performs comparison (CMP) operations in which it returns flags similar to X86's overflow, signed, and zero, flags. The combination of these flags can be used to easily compute relationships between the two input operands. For example, if the zero flag is not equal to the signed flag, then the relationship between inputs a and b is that a < b.

```
1
2
              module branch (
                        input [3:0]
input [7:0]
output reg
                                                 flags,
 3
4
5
6
7
8
9
                        always @(*)
                                 1;
(flags[`VMICRO16_SFLAG_Z]
(flags[`VMICRO16_SFLAG_Z]
(flags[`VMICRO16_SFLAG_Z]
(flags[`VMICRO16_SFLAG_N]
                                                                                       en =
                                                                                                                                                                   0);
0) &&
10
11
                                                                                       en
                                                                                                                                                             == flags[`VMICR016_SFLAG_V]);
!= flags[`VMICR016_SFLAG_N]);
== flags[`VMICR016_SFLAG_N]);
                                                                                                 tlags['VMICRO16_SFLAG_N]
(flags['VMICRO16_SFLAG_Z]
(flags['VMICRO16_SFLAG_Z]
(flags['VMICRO16_SFLAG_Z]
(flags['VMICRO16_SFLAG_N]
                                           TVMICRO16_OP_BR_L:
TVMICRO16_OP_BR_GE:
TVMICRO16_OP_BR_LE:
13
14
                                                                                      en =
                                                                                      en
                                                                                      en
                                                                                                                                                            != flags[`VMICRO16_SFLAG_V]);
16
17
18
19
                                          default:
                                                                                       en
                                 endcase
               endmodule
```

Listing 1: ALU branch detection using flags: zero (Z), overflow (V), and negative (N).

The Verilog implementation of the ALU is shown in Listing 2. The ALU's asynchronous output is clocked with other registers, such as destination register rs1 and other control signals, in the EXME register bank.

Listing 2: Vmicro16's ALU implementation named vmicro16_alu. vmicro16.v

4.2.5 Decoder Design

Instruction decoding occurs in the between the IFID and IDEX stages. The decoder extracts register selects and operands from the input instruction. The decoder outputs are asynchronous which allows the register selects to be passed to the register set and register data to be read asynchronously. The register selects and register read data is then clocked into the IDEX register bank.

Listing 4: Vmicro16's decoder module code showing nested bit switches to determine the intended opcode. vmicro16.v

In Listing 4, it can be seen that the first 4 opcode cases (BR, MULT, CMP, SETC) are represented using the same 15-11 (opcode) bits, however the BIT instructions share the same opcode and so require another bit range to be compared to determine the output function.

4.2.6 Pipelining

In the interim progress update, the processor design featured *instruction pipelining* to meet requirement **ED1**. Instruction pipelining allows instructions executions to be overlapped in the pipeline, resulting in higher throughput (up to one instruction per clock) at the expense of 5-6 clocks of latency and *significant* code complexity. As the development of the project shifted from single-core to multi-core, it became obvious that the complexity of the pipelined processor would inhibit the integration of the multi-core functionality. It was decided to remove the instruction pipelining functionality and use a simpler state-machine based pipeline that is much simpler to extend and would cause fewer challenges later in the project.

4.2.7 Design Optimisations

In a design that has many instantiations of the same component, a small resource saving improvement within the component can have a significant overall savings improvement if it is instantiated many times. Project requirement CD5 requires the design to be compiled for a range of FPGA sizes, and so space saving optimisations are considered.

Register Set Size Improvements

A register set in a CPU is a fast, temporary, and small memory that software instructions directly manipulate to perform computation. In the Vmicro16 instruction set, eight registers named r0 to r7 are available to software. The instruction set allows up to two registers to be references in most instructions, for example the instruction add r0, r1 tells the processor to perform the following actions:

- Clock 1. Fetch r0 and r1 from the register set
- Clock 2. Add the two values together in the ALU
- **Clock 3.** Store the result back the register set in r0

For Clock 1, it was originally decided to use a dual port register set (meaning that two data reads can be performed in a single clock, in this case r0 and r1), however due to the asynchronous design of the register set (for speed) the RTL produced consumed a significant amount of FPGA resources, approximately 256 flip-flops (16 (data width) * 8 (registers) * 2 (ports)). To reduce this, it was decided to split task 1 into two steps over two clock cycles using a single-port register set. This required the processor pipe-line to use another clock cycle resulting in slightly lower performance, however the size improvements will allow for more cores to be instantiated in the design. This optimisation is also applied to the interrupt register set, resulting in a saving of approximately 256 flip-flops per core (128 in the normal mode register set, and 128 in the interrupt register set). As shown, adding a single clock delay saves a significant amount of LUTs. This saving will be amplified in designs with many cores.

4.3 Interrupts

Interrupts are a technique used by processors to run software functions when an event occurs within the processor, such as exceptions, or signalled from an external source, such as a UART receiver signalling it has received new data. Today, it is common for micro-controllers, soft-processors, and desktop processors, to all feature interrupts. Modern implementations support an *interrupt vector* which is a memory array that contains addresses to different *interrupt handlers* (a software function called when a particular interrupt is received).

Although interrupts are not a requirement for a multi-core system, it was decided to implement this functionality to boost my understanding of such systems. In addition, example demos provided with this project are better visualised with a interrupt functionality.

4.3.1 Overview

The interrupt functionality in this project supports the following:

- Per-core 8 cell interrupt vector accessible to software.
 Software programs running on the Vmicro16 processor can edit the interrupt vector to add their own interrupt handlers at runtime.
- Fast context switching.

A dedicated interrupt register set is multiplexed with the normal mode register set to provide faster context switching. It should be noted that only the registers are saved during a context switch. The means that the stack is not saved. A schematic of the register multiplex is shown in Figure B.1.

• Parametrised interrupt sources and widths.

Users can configure the width of the interrupt in signals and the data width per interrupt source via the vmicro16_soc_config.v. By default, 8 interrupt sources are available and each can provide 8-bits of data.

4.3.2 Hardware Implementation

Context Switching

When acting upon an incoming interrupt the current state the processor must be saved so that changes from the interrupt handler, such as register writes and branches, do not affect the current state. After the interrupt handler function signals it has finished (by using the *Interrupt Return* INTR instruction) the saved state is restored. In the case of the Vmicro16 processor, the program counter r_pc[15:0] and register set regs instance are the only states that are saved. Going forth, the terms *normal mode* and *interrupt mode* are used to describe what registers the processor should use when executing instructions.

When saving the state, to avoid clocking 128 bits (8 registers of 16 bits) into another register (which would increase timing delays and logic elements), a dedicated register set for the interrupt mode (regs_isr) is multiplexed with the normal mode register set (regs). Then depending on the mode (identified by the register regs_use_int) the processor can easily switch between the two large states without significantly affecting timing.

The timing diagram in Figure 4.3 shows the behavioural logic for the TIMR0 interrupt source.




Figure 4.3: Time diagram showing the TIMR0 peripheral emitting a 1us periodic interrupt signal (out) to the processor. The processor acknowledges the interrupt (int_pending_ack) and enters the interrupt mode (regs_use_int) for a period of time. When the interrupt handler reaches the Interrupt Return instruction (indicated by w_intr) the processor returns to normal mode and restores the normal state.

4.3.3 Software Interface

A memory-mapped software interface is provided through the MMU to allow easy software control of the interrupt behaviour. The interface is provided at the address range 0x0100 to 0x0108. This interface is per-core allowing each core to individually control what interrupts it receives and what functions to call upon an interrupt. This enables complex functionality, such as allowing each core to execute different functions upon the same interrupt.




Figure 4.4: The interrupt vector (0x0100 - 0x0107) consists of eight 16-bit values that point to memory addresses of the instruction memory to jump to.

Interrupt Vector (0x0100-0x0107)

The interrupt vector is a per-core register that is used to store the addresses of interrupt handlers. An interrupt handler is simply a software function residing in instruction memory that is branched to when a particular interrupt is received.

Interrupt Mask (0x0108)

The interrupt mask is a per-core register that is used to mask/listen specific interrupt sources. This enables processing cores to individually select which interrupts they respond to. This allows for multi-processor designs where each core can be used for a particular interrupt




Figure 4.5: Interrupt Mask register (0x0108). Each bit corresponds to an interrupt source. 1 signifies the interrupt is enabled for/visible to the core. Bits [7:2] are left to the designer to assign. Bit 0 is assigned to TIMR0's interval timer. Bit 1 is assigned to the UART0's receiver (unassigned if DEF_USE_REPROG is enabled).

source, improving the time response to the interrupt for time critical programs. The Interrupt Mask register is an 8-bit read/write register where each bit corresponds to a particular interrupt source and each bit corresponds with the interrupt handler in the interrupt vector. The interrupt mask register is shown in Figure 4.5.

Software Example

To better understand the usage of the described interrupt registers, a simple software program is described below. The following software program produces a simple and power efficient routine to initialise the interrupt vector and interrupt mask.

```
1
      setup_interrupts:
          // Set interrupt vector at 0x100
2
          // Move address of isr0 function to vector[0]
3
                  r0, isr0
4
          // create 0x100 value by left shifting 1 8 bits
5
6
          movi
                  r1, #0x1
          movi
                  r2, #0x8
          lshft
                  r1, r2
          // write isr0 address to vector[0]
10
                  r0, r1
11
      enable_interrupts:
12
          // enable all interrupts by writing 0x0f to 0x108
13
          movi
                  r0, #0x0f
14
                  r0, r1 + #0x8 // (0x100 + 0x8 = 0x108)
15
          SW
                                 // enter low power idle state
16
17
                                   ' arbitrary name
      isr0:
18
                  r0, #0xff
                                    do something
          movi
19
                                  // return from interrupt
20
          intr
```

A more complex example software program utilising interrupts and the TIMR0 interrupt is described in section D.1.

4.3.4 Design Improvements

The hardware and software interrupt design have changed throughout the projects cycle. In initial versions of the interrupt implementation, the software program, while waiting for an interrupt, would be in a tight infinite loop (branching to the same instruction). This resulted in the processor using all pipeline stages during this time. The pipeline stages produce many logic transitions and memory fetches which raise power consumption and temperatures. This is quite noticeable especially when running on the Spartan-6 LX9 FPGA.

To improve this, it was decided to implement a new state within the processor's state machine that, when entered, did not produce high frequency logic transitions or memory fetches. The HALT instruction was modified to enter this state and the only way to leave is from an interrupt or top-level reset. This removes the need for a software infinite loop that produces high frequency logic transitions (decoding, ALU, register reads, etc.) and memory fetches.

4.4 Verification

Various verification techniques are employed to ensure correct operation of the processor.

The first technique involves using static assertions to identify incorrect configuration parameters at compile time, such as having zero instruction memory and scratch memory depth. These assertions use the static_assert for top level checks and static_assert_ng for checks inside generate blocks.

The second verification technique is to use assertions in always blocks to identify incorrect behavioural states. This is done using the rassert (run-time assert) macro.

The third verification technique is to use automatic verifying test benches. These test benches drive components of the processor, such as the ALU and decoder, and check the output against the correct value. This uses the rassert macro.

The final method of verification is to verify the complete design via a behavioural test bench. The design is passed a compiled software program with a known expected output, and is ran until the r_halt signal is raised. The test bench then checks the value on the debug0, debug1, and debug2 signals against the expected value. If this matches, then it is assumed that sub-components of the design also operate correctly. This technique does not monitor the states of sub-components and statistics (such as time taken to execute an instruction), there leaves the possibility that some components could have entered an illegal state.

Chapter 5

Interconnect

5.1	Introd	luction
	5.1.1	Comparison of On-chip Buses
5.2	Overv	riew
	5.2.1	Design Considerations
5.3	Interfa	aces
	5.3.1	Master to Slave Interface
	5.3.2	Multi-master Support
5.4	Furth	er Work

5.1 Introduction

The Vmicro16 processor needs to communicate with multiple peripheral modules (such as UART, timers, GPIO, and more) to provide useful functionality for the end user.

Previous peripheral interface designs of mine have been directly connected to a main driver with unique inputs and outputs that the peripheral required. For example, a timer peripheral would have dedicated wires for it's load and prescaler values, wires for enabling and resetting, and wires for reading. A memory peripheral would have wires for it's address, read and write data, and a write enable signal. This resulted in each peripheral having a unique interface and unique logic for driving the peripheral, which consumed significant amounts of limited FPGA resources.

It can be seen that many of the peripherals need similar inputs and outputs (for example read and write data signals, write enables, and addresses), and because of this, a standard interface can be used to interface with each peripheral. Using a standard interface can reduce logic requirements as each peripheral can be driven by a single driver.

5.1.1 Comparison of On-chip Buses

The choice of on-chip interconnect has changed multiple times over the life-cycle of this project, primary due to ease of implementation and resource requirements.

Originally, it was planned to use the Wishbone bus [?] due to it's popularity within open-source FPGA modules and good quality documentation.

Late in the project, it was decided to use the AMBA APB protocol [?] as it is more commonly used in large commercial designs and understanding how the interface worked would better benefit myself. APB describes an intuitive and easy to implement 2-state interface aimed at communicating with low-throughput devices, such as UARTs, timers, and watchdogs.




Figure 5.1: Waveform showing an APB read transaction.

5.2 Overview

The system-on-chip design is split into 3 main parts: peripheral interconnect (red), CPU array (gray), and the instruction memory interconnect (green).

A block diagram of this project is shown in Figure 5.2




Figure 5.2: Block diagram of the Vmicro16 system-on-chip.

5.2.1 Design Considerations

There are several design issues to consider for this project. These are listed below:

• Design size limitations

The target devices for this project are small to medium sized FPGAs (featuring approximately 10,000 to 30,000 logic cells). Because of this, it is important to use a bus interconnect that has a small logic footprint yet is able to scale reasonably well.


• Ease of implementation

The interconnect and any peripherals should be easy to implement within the time allocations specified in Figure 3.1.

• Scalable

The interconnect should allow for easy scalability of master and slave interfaces with minimal code changes.

5.3 Interfaces



5.3.1 Master to Slave Interface

20	19	18	17	16	15 0	_
LE	SE	CC	RE_	ID	Address	PADDR[20:0]
					Write data	PWDATA[15:0]
					Read Data	PRDATA[15:0]
					WE	PWRITE[0:0]
					Z.	PENABLE[0:0]

5.3.2 Multi-master Support

In this design, each processor can act as an APB master to communicate with peripherals, for example to write a value to UART or to the shared memory peripheral. Because each core runs independently from other cores, it is likely, especially is many-core systems, that two or more processors will want to use the peripheral bus at the same time.

As the peripheral and instruction interconnects use a shared one-to-many (one master to many slaves) bus architecture, only one master can use the bus at any-time. To enable multiple masters to use the bus, a device called an *arbiter* must be used to control which master gets access to drive the shared interconnect.

Arbiters can vary in complexity, mostly relative to throughput requirements.

An ideal arbiter for this interconnect, which ideally features many, possibly tens of, high-throughput masters, would likely feature a priority-based and pipelined arbiter with various devices to improve performance such as cache-coherencies.

Overview

Due to this project's limited time, and my personal knowledge in this area, a simple rotating arbiter is used. This arbitration scheme is likely the simplest that can be thought of. A schematic of arbiter interconnect is shown in Figure 5.3.

In this scheme, access to the bus is given incrementally to each master port, even if the master port has not requested to use the bus. The active master port can use the bus for as long as it requires, and signals it has finished by lowering the PSEL signal. When the PSEL signal is lowered, the arbiter grants access to the next master port. If this next master port has not raised it's PSEL signal (i.e. it has not requested access to the bus) then the arbiter grants access to the next master port, and so on. In Verilog, this is simply an incremental counter which is used to index the master ports array. To support a variable number of master ports, the width of each APB signal is multiplied by the number of cores, as shown in Listing 7.




Figure 5.3: Foo

83		62		20)
	Core N-1		Core 1	Core 0	

5.4 Further Work

The submitted design is acceptable for a multi-core system as it fulfils the following requirements:

- Support an arbitrary number of peripherals.
- Supports memory-mapped address decoding.
- Supports multiple master interfaces.

Arbiter Performance Improvements

However, it fails in the performance aspect. A one clock penalty occurs if the next master port has not requested the bus. This may seem a small price to pay for such a simple arbiter design, however it can add up significantly in many-core designs. For example, if core #0 performs some action on the bus, but core #10 is the next master that wants to use the bus, then the arbiter will waste time incremental granting access to cores #1 to #9 which do not need the bus. This is also made worse when one of the cores is blocking access to a peripheral resource, such as through a mutex or semaphore.

To overcome this penalty, a scheme could use an algorithm to find the next master port requesting access, and grant access directly to it when the current master has finished. Another scheme could be to use a priority encoder. Here, a hard-coded lookup table (LUT) could be used, where the inputs are each master port's PSEL signal (acting as a bus request line) and

the output being which master to grant access to. As this is targetting FPGA devices, this implemented would require few LUT resources for the arbiter, due to the hard-coded LUT approach. An example of this is given in M. Weber's *Arbiter: Design Ideas and Coding Styles* [13, p. 2].

APB Bus Errors and Recovery

This project's implementation of a multi-master APB interconnect does not provide a method of detecting errors and stalls. This is mainly due to time constraints.

An easy error that could be detected is PADDR addresses that do not fall into a memory-mapped address range. This can easily and cheaply be detected in the address decoding module. This will be discussed in detail in the next chapter.

As previously stated, the active bus master can take control of the bus for as long as it wants to. This is useful for high-throughput transactions, such as memory operations to global memory, but detecting a stalled or glitched operation is not immediately identifiable. If an active master stalls or glitches, it may not be able to lower the PSEL line which appears to the arbiter that the transaction is still happening normally. To overcome this, a timer could be used to detect stalled operations and reset the affected peripheral (essential a watchdog but for an interconnect).

Chapter 6

Memory Mapping

6.1	Introduction	40				
6.2	Address Decoding	4 0				
	6.2.1 Decoder Optimisations	41				
6.3	Memory Map					

The Vmicro16 processor uses a memory-mapping scheme to communicate with peripherals and other cores. This chapter describes the design decisions and implementation of the memory-map used in this project.

6.1 Introduction

Memory mapping is a common technique used by CPUs, micro-controllers, and other systemon-chip devices, that enables peripherals and other devices to be accessed via a memory address on a common bus. In a processor use-case, this allows for the reuse of existing instructions (commonly memory load/store instructions) to communicate with external peripherals with little additional logic.

6.2 Address Decoding

An address decoder is used to determine the peripheral that the address is requesting. The address decoder module, addr_dec in apb_intercon.v, takes the 16-bit PADDR from the active APB interface and checks for set bits to determine which peripheral to select. The decoder outputs a chip enable signal PSEL for the selected peripheral. For example, if bit 12 is set in PADDR then the shared memory peripheral's PSEL is set high and others to low. A schematic for the decoder is shown in Figure 6.1.




Figure 6.1: Schematic showing the address decoder (addr_dec) accepting the active PADDR signal and outputting PSEL chip enable signals to each peripheral.

6.2.1 Decoder Optimisations

Performing a 16-bit equality comparison of the PADDR signal against each peripheral memory address consumes a significant amount of logic. Depending on the synthesis tools and FPGA features, a 16-bit comparator might require a fixed 16-bit value input to compare against (where the 0s are inverted) and a wide-AND to reduce and compare [14, 15]. An example 4-bit comparator is shown below in Figure 6.2.



Figure 6.2: Example 4-bit binary comparator which compares the bits (a, b, c, d) to the constant value 1010. The 0s of the constant are inverted and then all are passed to a wide-AND.

As we are targeting FPGAs, which use LUTs to implement combinatorial logic, we can conveniently utilise Verilog's == operator on fairly large operands without worrying about consuming too many resources. The targeted FPGA devices in this project, the Cyclone V and Spartan 6, feature 6-input LUTs which allow 64 different configurations [16, 17]. Knowing this, we can design the address decoder to utilise the FPGA's LUTs more effectively and reduce it's footprint significantly.

We can use part of the PADDR signal as a chip select and the other bits as sub-addresses to interface with the peripheral. The addressing bits are passed into the FPGA's 6-input LUTs which are programmed (via the bitstream) to output 1 or 0 depending on the address. Figure 6.3 below shows a LUT based approach to address decoding which will utilise approximately one ALM/CLB module per peripheral chip select (PSEL) and one for error detection. This method

of comparison (LUT based) is utilised in the addr_dec module in apb_intercon.v.




Figure 6.3: Bits [7:3] of an 8-bit PADDR signal are used as inputs to 5-bit LUTs to generate a PSEL signal. In addition, a default error case is shown allowing the address decoder to detect incorrect PADDR values (e.g. if no PSEL signals are generated).

The address decoding methods discussed above are examples of *full-address* decoding, where each bit (whether required or not) is compared. It is possible to further reduce the required logic by utilising *partial-address* decoding [18]. Partial-address decoding can reduce logic requirements by not using all bits. For example, if bits in address 0x0100 do not conflict with bits in other addresses (i.e. bit 8 is high in more than 1 address), then the address decoder needs only concern bit 8, not the other bits. This is visualised in Figure 6.4 below. This method is utilised in the MMU's address decoder (module vmicro16_mmu in vmicro16.v:181). As this is an optimisation per core, significant resources can be saved when a large number of cores are used.




Figure 6.4: Partial address decoding used by the Vmicro16 SoC design. Each peripheral shown only needs to decode a signal bit to determine if it is enabled.

6.3 Memory Map

The system-on-chip's memory map is shown below in Figure 6.5. The addresses for each peripheral have been carefully chosen for both:

- Easy software access creating addresses via software requires few instructions (normally one to four MOVI and LSHIFT instructions to address 0x0000 to 0xffff), which increases software performance.
- and Reducing address decoding logic most addresses can be decoded using partial decoding techniques.




Figure 6.5: Memory map showing addresses of various memory sections.

Chapter 7

Multi-core Communication

7.1	Introd	luction
	7.1.1	Design Goals
	7.1.2	Context Identification
	7.1.3	Thread Synchronisation

So far we have discussed the features and design of the Vmicro16 system-on-chip. This section will discuss the multi-processing functionality and how to use it.

7.1 Introduction

Multi-processing functionality is the primary deliverable of this project.

7.1.1 Design Goals

• Support common synchronisation primitives.

Software should be able to implement common synchronisation primitives, such as mutexes, semaphores, and memory barriers, to perform atomic operations and avoid race conditions, which are critical in parallel and concurrent software applications.

• Context identification.

The SoC should expose configuration information such as: the number of processing cores, amount of shared and scratch memory, and the CORE_ID, to each thread.

7.1.2 Context Identification

A goal of the multi-processing functionality of this project is allow software written for it to be run on any number of cores. This means that a software program will scale to use all cores in the SoC without needing to rewrite the software. To enable this functionality, the software must be able to read contextual information about the SoC, such as the number of cores, how much global and scratch memory is available, and what the CORE_ID of the current core is.




Figure 7.1: Block digram showing the main multi-processing components: the CPU array and a peripheral interconnect used for core synchronisation.

This information is provided through the Special Registers peripheral (0x0080 - 0x008F), shown in Figure 7.1. This register set provides relevant information for writing software that can dynamically scale for various SoC configurations.




Figure 7.2: Vmicro16 Special Registers layout (0x0080 - 0x008F).

7.1.3 Thread Synchronisation

In multi-threaded software it is important

The mutex functionality is implemented using a similar scheme to that of ARM's *Global Monitor* [?].

Mutexes

In software, a mutex is an object used to control access to a shared resource. The term *object* is used as it's implementation is normally platform dependant, meaning that the processor may provide a hardware mechanism or is left for the operating system to provide.

In this project, mutexes are provided by the processor through the Shared Memory Peripheral (0x1000 to 0x1FFF) which provides a large RAM-style memory accessible by all cores through the peripheral interconnect bus. This large memory is explicitly defined to use the FPGA's BRAM blocks using Xilinx's Verilog ram_style="block" attribute to avoid wasting LUTs when using high core counts. The peripheral allows each memory cell to be *locked*, meaning that only the cell owner can modify it's contents. This is implemented by using another large memory, locks, to store the CORE_ID + 1 of the owner, as shown in Listing 5. In this system, a lock containing the value 0 indicates an unlocked cell. As CORE_IDs are indexed from zero, 1 is arithmetically added to each cell. For example, if core #2 wants to lock a memory cell, the value 3 is written to the lock.

```
reg [15:0] ram [0:8191]; // 16KB large RAM memory reg [clog2(CORES):0] locks [0:8181]; // memory cell owner
```

Listing 5: RAM and lock memories instantiated by the shared memory peripheral.

To lock and unlock cells, the instructions LWEX and SWEX instructions are used. These instructions are similar to the LW/SW instructions but provide locking functionality. The *EX* in the instruction names indicate *exclusive access*. LWEX is used to read memory contents (like LW) and also lock the cell if not already locked. If a core attempts to lock an already locked cell, the lock does not change. Unlocking is done by the SWEX instruction, which conditionally writes to the memory cell if it is locked by the same core. Unlike SW, SWEX returns a zero for success and one for failure if it is locked by another core.

```
lock_mutex:
1
                // attempt lock
2
               lwex r0, r1
// check success
3
4
5
                swex r0, r1
6
                cmp r0, r3
                /ar{/} if not equal (NE), retry
8
                movi r4, lock_mutex
                    r4, BR_NE
      critical:
10
           // core has the mutex
```

Figure 7.3: Assembly code for locking a mutex. r1 is the address to lock. r3 is zero. r4 is the branch address.

Figure 7.3 shows a simple assembly function to lock a memory cell.

Barriers

Barriers are a useful software sequence used to block execution until all other threads (or a subset) have reached the same point. Barriers are often used for broadcast and gather actions (sending values to each core or receiving them). They are also used to synchronise program execution if some threads have more work to do than others.

The Vmicro16 processor provides barrier synchronisation through the Shared Memory

Peripheral. Like the mutex code, the barrier code uses the LWEX and SWEX instructions to lock a memory cell. Instead of immediately checking the lock as an abstract object, the barrier code treats the cell as a normal memory cell containing a numeric value. Listing 6 shows a software example of this. When the barrier_reached code is reached, the code will increment the shared memory value by 1, indicating that the number of threads that have reached this

```
barrier_reached:
1
2
             // load latest count
             lwex r0, r5
3
             // try increment count
// increment by 1
4
5
             addi r0, r3 + #0x01
// attempt store
6
7
             swex
                     r0, r5
9
             // check success (== 0)
10
             cmp r0, r3
// branch if failed
11
12
             movi r4, barrier_reached br r4, BR_NE
13
14
15
       barrier_wait:
16
             // load the count
             Tw r0, r5
// compare with number of threads
18
19
            cmp r0, r7
// jump back to barrier if not equal
movi r4, barrier_wait
-4 RR NE
20
21
22
23
```

Listing 6: Assembly code for a memory barrier. Threads will wait in the barrier_wait function until all other threads have reached that code point.

point has increased by one (r5). The barrier_wait function is then entered which waits until this numeric value (r5) is equal to the number of threads (r7) in the system. If this is true, then all threads have reached the barrier_wait function and can continue with normal program execution.

Chapter 8

Analysis & Results

8.1	Introduction							
8.2	Implementation Analysis							
	8.2.1	Design Size	19					
	8.2.2	Maximum Frequency	51					
8.3	Scena	rio Performance	51					
	8.3.1	Scenario Overview	51					
	8.3.2	Performance Measurements	52					
	8.3.3	Performance Results	5 3					
	8.3.4	Memory	54					
8.4	Analy	rsis Review	54					
9.1	Future Work							
9.2	Conclusion							

So far the system's design, implementation, and example usage, has been presented and discussed.

8.1 Introduction

This chapter presents analytic information

8.2 Implementation Analysis

This section analysis the synthesised and implemented system-on-chip design to see the effect of increasing core counts.

8.2.1 Design Size

Implementation

On a minimal system-on-chip configuration, with one core and minimal peripherals and features (no reprogramming, no interrupts, no UART), the design requires as few as 700 LUTs with the processor core requiring approximately 300-400 LUTs.

Memory Constraints

As discussed in Chapter 4 Single-core Design, each processor core features two memories: instruction and scratch memory, which can both map onto synchronous, single-port, FPGA BRAM blocks. While this will reduce LUT requirements in designs with few cores, it becomes a non-trivial problem as the core counts increase. FPGAs have a fixed number of hard-BRAM blocks available for inference by the HDL compiler, for example the low-end Xilinx Spartan-6 XC6SLX9 FGPA features 32 18 Kb BRAM blocks [19, p. 2], and the Cyclone V 5CSEMA5F31C6N (used in the DE1-SoC) has 397 10 Kb blocks [20, p. 22].




Figure 8.1


As shown in Figure 8.1a, as the number of processor cores increases, they eventually outnumber the available BRAM blocks resulting in their memories being implemented in either distributed RAMs or ALMs, both of which can consume significant logic resources of the FPGA which reduces the maximum possible core count.

Figure Figure 8.1b shows the FPGA resource requirements for the DE1-SoC board featuring the Cyclone V FPGA. Approximately 32 cores can be instantiated before the all the available registers and ALMs are consumed.

Reducing Memory Requirements

As shown in Figure 8.1a, each core has it's own instruction read-only memory. These memories have identical contents which presents an opportunity for optimisation. In the proposed design in Figure 8.2a, this memory is removed from each core and is instead available through a dedicated shared bus. This approach can be configured to be used in the Vmicro16 SoC through the DEF_CORE_HAS_INSTR_MEM parameter in vmicro16_soc_config.v, which enables the *Instruction Memory Interconnect* shown in Figure 5.2.

As shown in Figure 8.2b, the resource requirements using this shared memory approach is significantly less than having an instruction memory per-core. On the DE1-SoC, 64 cores can now be instantiated with a few thousand regs and ALMs left for other logic.



(b) DE1-SoC (Cyclone V) resource utilisation with various core counts using shared

Figure 8.2

Whilst this is a significant resource saving opportunity, it does have significant drawbacks. In the shared instruction memory approach, each core must now fetch it's instruction from the instruction memory interconnect which is subject to the arbiter and it's scheduling algorithm. The arbiter uses the same algorithm as the peripheral interconnect arbiter meaning that cores receive access incrementally, and as discussed in Section 5.3.2, this results in significant delays in many-core designs. This drawback is further explained in Section 8.3.3.

8.2.2 **Maximum Frequency**




Figure 8.3: Cyclone V maximum design frequency for various core count configurations.

8.3 Scenario Performance

To evaluate the performance of the system-on-chip, scenarios encompassing computational problems that are reflective of real-world applications are compiled and ran on the design.

Scenario Overview 8.3.1

The scenario is a software program that runs a parallel implementation of the summation function, i.e. sum [1..10] which returns 55. While this may seem too simple at first to measure

performance of a multi-core system-on-chip, the function is actually quite appropriate as it encompasses various parallel problems, such as: a fixed time/size serial part; broadcasting of the data set (in this case the range of the summation); thread synchronisation (to know when the data is ready and to schedule gathering of intermediary results); and is highly scalable.

The summation task flow is as follows:

- 1. Root (core #0) broadcasts the range of the summation (i.e. sum 1 to 10) to all cores via the global shared memory.
- 2. Non-root cores wait for this broadcast to finish (memory barrier), then calculate their own subset of the range to sum. For example, if Root broadcasts that there are 240 samples and 10 cores in the system, each core calculates the subset size:

$$240/10 = 24 \tag{8.1}$$

calculations starting from:

$$ID_{CORE} * 24$$
 (8.2)

For example, Core #5 will start its 24 sample subset summation from

$$5 * 24 = 120 \tag{8.3}$$

effectively performing sum [120..123].

- 3. All cores perform an intermediary summation over their subset of the range (serial part).
- All cores attempt to add their intermediary result to a global sum value in global shared memory (mutex).
- 5. All cores halt, signalling that their work has been committed to the global shared memory and have finished the program.

This program is written in assembly in the file sw/demos/asm/sum64.s and can be compiled using the assembly compiler (developed for deliverable ED4) using the command below. The assembly compiler outputs the file asm.s.hex containing hex instruction words for use in Verilog's \$readmemh function. This data is used for each core's instruction memory. The assembly program is also shown in Section D.2.

python sw/asm.py sw/demos/asm/sum64.s

8.3.2 Performance Measurements

Behavioural simulation is used to measure the following metrics to estimate general performance of the system-on-chip:

Total program run-time.
 This is the time from when the reset signal is de-asserted to when all cores have halted.
 Each core has an output halt signal which the SoC can use to determine if all cores have halted using wire all_halted = &core_halts;.

- Time spent on the serial part.

 The serial part of this scenario consists of the intermediary summation of it's subset range. As each core is performing this task, the average will be used.
- Time spent on communication.
 This includes time spent on thread synchronisation, i.e. waiting for the global memory to become available and waiting on the root to finish broadcast. Again, the average time will be used.
- Time spent fetching instructions.
 Instruction fetches occur during stage STAGE_IF of the pipeline. The behavioural test bench will record the number of clock cycles each core spends in this state, then calculate the average time spent fetching instructions.

These measurements are recorded using non-synthesisable Verilog code in both the testbench and module code (vmicro16_soc.v).

8.3.3 Performance Results

The scenario program was simulated on system configuration with 1 to 30 cores with a 50 MHz clock. Figure 8.4 shows the time breakdown of the multi-core system-on-chip running the scenario problem with various core counts. In these measurements all cores feature a small instruction memory which is accessed in constant time (one clock), and so this fetch time is not shown in the chart.




Figure 8.4: Chart showing how the communication times (Tbus) and serial times (Tsum) changes with core count.

The chart shows the expected shape for software parallel performance – as the number of cores increase, each core's problem space is reduced resulting in faster completion of the summation part, and an increasing amount of time is spent on thread communication. This result matches my CUDA and MPI parallelism performance analysis results conducted in 2018 [21].

It can be seen that the total run-time is fastest near 8 cores and increases at this point when using more cores. This is likely due to the small summation range per core – with 30 cores just 8 samples per core are summed, which is extremely overkill and not representative of what a 30-core plus system should be used for.

If a much larger summation range was used (effectively representing a more appropriate scenario for systems with high core counts), the chart shape would stretch horizontally, resulting in the fastest time being on a higher core count than 8.

With high-core counts (16+) it can be seen that the communication time (Tbus_T) increases significantly. This is likely due to the rotating arbiter design. As discussed in Section 5.3.2, the arbiter grants bus access to the next core incrementally after the previous core finishes. For large core systems, this can result in large time penalties. For example, if core #30 is blocking all other cores and the arbiter is lagging behind granting access to core #5, it will take a significant amount of time for the arbiter to reach core 30 to unblock the system.

8.3.4 Memory




Figure 8.5: Similar to Figure 8.4 but using shared instruction memory to reduce block memory requirements per core.

8.4 Analysis Review

There are several takeaways from these results:

- Use an appropriate number of cores for the dataset size.
 Too few cores result in longer work times and shorter communication times, and too many cores results in shorter work times and longer communication times.
- 2. Use an appropriate arbitration scheme to prevent blocking the system for too long. In this design, and likely others, the blocking core is known by the global shared memory (via the locking cells) meaning that this information can be passed to the arbiter to give priority, while still avoiding deadlocks, to the blocking core.
- 3. Use an appropriate number of cores and still have space for other business logic.

4. More cores may result in lower clock frequencies. From Figure 8.3, the single-core design can be ran at \approx 95 MHz while the 4-core design only \approx 65 MHz (a \approx 30% decrease). The parallel speed improvements from having more cores may be less than a single fast core.

System designers should experiment with their algorithm and these takeaways to determine the approximate number of processor cores for their requirements, be that algorithm time, size, clock frequency, or compilation time.

Chapter 9

Conclusion

- 9.1 Future Work
- 9.2 Conclusion

REFERENCES 57

References

[1] Tech Differences, "Difference between loosely coupled and tightly coupled multiprocessor system (with comaprison chart)," Jul 2017. [Online]. Available: https://techdifferences.com/difference-between-loosely-coupled-and-tightly-coupled-multiprocessor-system. html (Accessed 2019-04-20).

- [2] N. Chatterjee, S. Paul, and S. Chattopadhyay, "Fault-tolerant dynamic task mapping and scheduling for network-on-chip-based multicore platform," *ACM Transactions on Embedded Computing Systems*, vol. 16, pp. 1–24, 05 2017.
- [3] Terasic Technologies, "SoC Platform Cyclone DE1-SoC Board." [Online]. Available: https://www.terasic.com.tw/cgi-bin/page/archive.pl?Language=English& No=836 (Accessed 2019-04-20).
- [4] *MiniSpartan6+*, Scarab Hardware, 2014. [Online]. Available: https://www.scarabhardware.com/minispartan6/ (Accessed 2019-04-20).
- [5] V. Subramanian, "Multiple gate field-effect transistors for future CMOS technologies," *IETE Technical review*, vol. 27, no. 6, pp. 446–454, 2010.
- [6] M. J. Flynn, Computer architecture: Pipelined and parallel processor design. Jones & Bartlett Learning, 1995.
- [7] L. Benini and G. De Micheli, "Networks on Chips: A new SoC paradigm," *Computer*, vol. 35, pp. 70–78, 02 2002.
- [8] D. Zhu, L. Chen, S. Yue, T. M. Pinkston, and M. Pedram, "Balancing On-Chip Network Latency in Multi-application Mapping for Chip-Multiprocessors," in 2014 IEEE 28th International Parallel and Distributed Processing Symposium, May 2014, pp. 872–881.
- [9] Xilinx, Spartan-6 FPGA Block RAM Resources, Xilinx.
- [10] Altera, Recommended HDL Coding Styles QII51007-9.0.0, Altera.
- [11] B. Lancaster, "FPGA-based RISC Microprocessor and Compiler," vol. 3.14, pp. 37–50. [Online]. Available: https://github.com/bendl/prco304 (Accessed March 2018).
- [12] P. Kocher, D. Genkin, D. Gruss, W. Haas, M. Hamburg, M. Lipp, S. Mangard, T. Prescher, M. Schwarz, and Y. Yarom, "Spectre attacks: Exploiting speculative execution," *arXiv* preprint arXiv:1801.01203, 2018.
- [13] M. Weber, "Arbiters: Design Ideas and Coding Styles," p. 2.
- [14] A. Palchaudhuri and R. S. Chakraborty, *High Performance Integer Arithmetic Circuit Design on FPGA: Architecture, Implementation and Design Automation*. Springer, 2015, vol. 51.
- [15] V. Salauyou and M. Gruszewski, "Designing of hierarchical structures for binary comparators on fpga/soc," in *IFIP International Conference on Computer Information Systems and Industrial Management*. Springer, 2015, pp. 386–396.

REFERENCES 58

- [16] Xilinx, Spartan-6 FPGA Configurable Logic Block User Guide UG384, Xilinx.
- [17] Altera, Cyclone V Device Handbook Device Interfaces and Integration CV-5V2, Altera.
- [18] A. S. Tanenbaum, Structured Computer Organization. Pearson Education India, 2016.
- [19] Xilinx, Spartan-6 Family Overview DS160, Xilinx.
- [20] Intel, Cyclone V Device Overview CV-51001, Intel.
- [21] B. Lancaster, "Parallel Computing and Distributed Systems." [Online]. Available: https://github.com/bendl/Parallel-DFT-CUDA-MPI/raw/master/report/SOFT354%20-%20Ben%20Lancaster%2010424877.pdf

Appendix A

Peripheral Information

A.1	Special Registers	59
A.2	Watchdog Timer	60
A.3	GPIO Interface	60
A.4	Timer with Interrupt	61
A.5	UART Interface	61
B.1	Register Set Multiplex	62
B.2	Instruction Set Architecture	63

To provide user's with useful functionality, common system-on-chip peripherals were created. This section describes each peripheral and it's design decisions. The full memory-map is shown in Figure 6.5.

A.1 Special Registers

From the software perspective, it is important for both the developer and software algorithms to know the target system's architecture to better utilise the resources available to them. Software written for one architecture with N cores must also run on an architecture with M cores. To enable such portability, the software must query the system for information such as: number of processor cores and the current core identifier. Without this information, the developer would be required to produce software for each individual architecture (e.g. an Intel i5 with 4 cores or an Intel i7 with 8 cores, or an NVIDIA GTX 970 with 1664 CUDA cores.

The special register peripheral is shown below.





Figure A.1: Vmicro16 Special Registers layout (0x0080 - 0x008F).

A.2 Watchdog Timer

In any multi-threaded system there exists the possibility for a deadlock – a state where all threads are in a waiting state – and algorithm execution is forever blocked. This can occur either by poor software programming or incorrect thread arbitration by the processor. A common method of detecting a deadlock is to make each thread signal that it is not blocked by resetting a countdown timer. If the countdown timer is not reset, it will eventually reach zero and it is assumed that all threads are blocked as none have reset the countdown.

In this system-on-chip design, software can reset the watchdog timer by writing any 16-bit value to the address 0x00B8.

This peripheral is optional and can be enabled using the configuration parameters described in Configuration Options.




A.3 GPIO Interface

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	_
										GP	IO0	Out	put			0090 RW
						GP	IO1	Out	put							0091 RW
										GP	IO2	Out	put			0092 RW
										G]	PIO	3 Inp	ut			0093 R

On the DE1-SoC board, GPIO0 is assigned to the LEDs, and GPIO1 and GPIO2 to the 6 seven-segment displays.

A.4 Timer with Interrupt



Clock Frequency Uses top level FPGA clock (normally 50 MHz).

Load Value Value to count down from each clock.


I Interrupt enable bit. Default 0.

R Reset Load Value and Prescaler values to their last written value.

S Start the timer countdown. 1 = start. 0 = stop.

Prescaler Number of clocks per FPGA clock to wait between each decrement.

A.5 UART Interface



E Enable the UART component.

I Enable an interrupt upon receiving new data. Default 1.

Note: If DEF_USE_REPROG is enabled in vmicro16_soc_config.v then the receiver port will be reserved for programming the instruction memory, resulting in reads and writes to addresses 0x00A1 and 0x00A2 to return 0.

Appendix B

Additional Figures

```
input
                         [MASTER_PORTS*BUS_WIDTH-1:0]
                         [MASTER_PORTS-1:0]
[MASTER_PORTS-1:0]
[MASTER_PORTS-1:0]
2
        input
                                                                    S_PWRITÉ,
                                                                    S_PSELx,
S_PENABLE,
3
        input
        input
                        [MASTER_PORTS*DATA_WIDTH-1:0]
[MASTER_PORTS*DATA_WIDTH-1:0]
                                                                    S_PWDATA,
5
        input
        output reg
                                                                    S_PRDATA,
                        [MASTER_PORTS-1:0]
        output reg
                                                                    S_PREADY,
```

Listing 7: Variable size inputs and outputs to the interconnect.

B.1 Register Set Multiplex




Figure B.1: Normal mode (bottom) and interrupt mode (top) register sets are multiplexed to switch between contexts.

B.2 Instruction Set Architecture

	15-11	10-8	7-5	4-0	rd ra simm5		
	15-11	10-8	7-0	40	rd imm8		
	15-11	10-0	7.0		nop		
	15	14:12	11:0		extended immediate		
SPCL	00000	11 bits	11.0		NOP		
SPCL	00000	11h'000			NOP		
SPCL	00000	11h'001			HALT		
SPCL	00000	11h'002			Return from interrupt		
LW	00000	Rd	Ra	s5	Rd <= RAM[Ra+s5]		
SW	00001	Rd	Ra	s5	RAM[Ra+s5] <= Rd		
BIT	00011	Rd	Ra	s5	bitwise operations		
BIT OR	00011	Rd	Ra	00000	Rd <= Rd Ra		
BIT_XOR	00011	Rd	Ra	00001	Rd <= Rd ^ Ra		
BIT_AND	00011	Rd	Ra	00001	Rd <= Rd & Ra		
BIT_NOT	00011	Rd	Ra	00011	Rd <= ~Ra		
BIT_LSHFT	00011	Rd	Ra	00100	Rd <= Rd << Ra		
BIT_RSHFT	00011	Rd	Ra	00100	Rd <= Rd >> Ra		
MOV	00100	Rd	Ra	X	Rd <= Ra		
MOVI	00101	Rd		8	Rd <= i8		
ARITH U	00110	Rd	Ra	s5	unsigned arithmetic		
ARITH UADD	00110	Rd	Ra	11111	Rd <= uRd + uRa		
ARITH_USUB	00110	Rd	Ra	10000	Rd <= uRd - uRa		
ARITH_UADDI	00110	Rd	Ra	OAAAA	Rd <= uRd + Ra + AAAA		
ARITH_S	00111	Rd	Ra	s5	signed arithmetic		
ARITH SADD	00111	Rd	Ra	11111	Rd <= sRd + sRa		
ARITH SSUB	00111	Rd	Ra	10000	Rd <= sRd - sRa		
ARITH_SSUBI	00111	Rd	Ra	OAAAA	Rd <= sRd - sRa + AAAA		
BR	01000	Rd		8	conditional branch		
BR U	01000	Rd		0000	Any		
BR_E	01000	Rd		0001	Z=1		
BR NE	01000	Rd	0000	0010	Z=0		
BR G	01000	Rd	0000	0011	Z=0 and S=O		
BR GE	01000	Rd	0000	0100	S=O		
BR_L	01000	Rd		0101	S != O		
BR_LE	01000	Rd		0110	Z=1 or (S != O)		
BR_S	01000	Rd	0000	0111	S=1		
BR_NS	01000	Rd	0000	1000	S=0		
CMP	01001	Rd	Ra	Х	SZO <= CMP(Rd, Ra)		
SETC	01010	Rd	Im	m8	Rd <= (Imm8 _f_ SZO) ? 1 : 0		
MULT	01011	Rd	Ra	Х	Rd <= uRd * uRa		
HALT	01100		Х				
LWEX	01101	Rd	Ra	s5	Rd <= RAM[Ra+s5]		
CTTEN	01101	110	TTG.		RAM[Ra+s5] <= Rd		
SWEX	01110	Rd	Ra	s5	Rd <= 0 1 if success		
UVVER	01110		Ru	33	na 0 1 ii success		

Figure B.2: Vmicro16 instruction set architecture.

Appendix C

Configuration Options

C.1	System-on-chip Configuration Options	64
C.2	Core Options	65
C.3	Peripheral Options	66

The following configuration options are defined in vmicro16_soc_config.v.

Defaults with empty/blank values signifies that the preprocessor define is commented out/not defined/disabled by default/computed by other parameters.

C.1 System-on-chip Configuration Options

Macro	Default	Purpose
CORES	4	Number of CPU cores in the SoC
SLAVES	8	Number of peripherals
DEF_USE_WATCHDOG	//	Enable watchdog module to recover from dead- locks and infinite loops
DEF_GLOBAL_RESET	//	Enable synchronous reset logic. Will consume more LUT resources. Does not reset BRAM blocks.

Table C.1: SoC Configuration Options

C.2 Core Options

Macro	Default	Purpose
DATA_WIDTH	16	Width of CPU registers in bits
DEF_CORE_HAS_INSTR_MEM	//	Enable a per core instruction memory cache
DEF_MEM_INSTR_DEPTH	64	Instruction memory cache per core
DEF_MEM_SCRATCH_DEPTH	64	RW RAM per core
DEF_ALU_HW_MULT	1	Enable/disable HW multiply (1 clock)
FIX_T3	//	Enable a T3 state for the APB transaction
DEF_USE_REPROG	//	Programme instruction memory via UART0. Requires DEF_GLOBAL_RESET. Enabling this will reserve the UART0 RX port for exclusive use for programming the instruction memory. Software reads of UART0 RX will return 0.

Table C.2: Core Options

C.3 Peripheral Options

Macro	Default	Purpose
APB_WIDTH		AMBA APB PADDR signal width
APB_PSELX_GPIO0	0	GPIO0 index
APB_PSELX_UART0	1	UART0 index
APB_PSELX_REGS0	2	REGS0 index
APB_PSELX_BRAM0	3	BRAM0 index
APB_PSELX_GPIO1	4	GPIO1 index
APB_PSELX_GPIO2	5	GPIO2 index
APB_PSELX_TIMR0	6	TIMR0 index
APB_BRAM0_CELLS	4096	Shared memory words
DEF_MMU_TIM0_S	16'h0000	Per core scratch memory start/end address
DEF_MMU_TIM0_E	16'h007F	"
DEF_MMU_SREG_S	16'h0080	Per core special registers start/end address
DEF_MMU_SREG_E	16'h008F	"
DEF_MMU_GPIO0_S	16'h0090	Shared GPIOn start/end address
DEF_MMU_GPIO0_E	16'h0090	n,
DEF_MMU_GPIO1_S	16'h0091	n,
DEF_MMU_GPIO1_E	16'h0091	"
DEF_MMU_GPIO2_S	16'h0092	"
DEF_MMU_GPIO2_E	16'h0092	"
DEF_MMU_UART0_S	16'h00A0	Shared UART start/end address
DEF_MMU_UART0_E	16'h00A1	"
DEF_MMU_REGS0_S	16'h00B0	Shared registers start/end address
DEF_MMU_REGS0_E	16'h00B7	"
DEF_MMU_BRAM0_S	16'h1000	Shared memory with global monitor start/end address
DEF_MMU_BRAM0_E	16'h1FFF	"
DEF_MMU_TIMR0_S	16'h0200	Shared timer peripheral start/end address
DEF_MMU_TIMR0_E	16'h0202	"

 Table C.3: Peripheral Options

Appendix D

Viva Demonstration Examples

D.1	2-core Timer Interrupt and ISR														 		67
D.2	1-160 Core Parallel Summation							_	_	_		_	_		 		69

D.1 2-core Timer Interrupt and ISR

This example demo, shown during the viva, blinks an LED every 0.5 seconds via a timer interrupt. Core 0 sets up the interrupt vector (by writing the isr0 function address to the interrupt vector) and enables all interrupt sources. Core 1 sets up the timer interval peripheral to produce an interrupt every 0.5 seconds. Core 1 also performs the interrupt handler (isr0): toggle an LED, write the state to UARTO, and resets the watchdog.

```
// interrupts.s
2
             Toggle LED in ISR
3
4
        // core1 sets up the timer
// Core0 enables interrupts and performs the isr
10
                     r7, r0
r0, timer
r0, BR_NE
              cmp
11
             movi
14
              // Set interrupt vector (0)
15
                       r0, isr0
r1, #0x1
r2, #0x08
17
             movi
18
             movi
             lshft
20
                        r0, r1
21
              // enable all interrupts
23
              movi r0, #0x0f
                       r0, r1 + #0x8
24
25
               // enter idle state
26
27
             halt
                       r0, r0
28
             // set timm0 address 0x200 into r0
// shift left 8 places
movi r0, #0x01
movi r1, #0x09
lshft r0, r1
31
32
35
              // Set load value
36
              //movi r1, #0x31
//sw r1, r0
              //mus r1, r0
// test we the expected value back
//lw r2, r0
39
40
              // set load = 0x3000
```

```
movi r1, #0x3
movi r2, #0x0C
//movi r2, #0x04
lshft r1, r2
sw r1, r0
43
44
45
46
47
48
                       // Set prescale value to 0x1000

// 20ns * load * prescaler = nanosecond delay

// 20ns * 10000 * 5000 = 1.0s

// 20.0 * 0x3000 * 0x1000 = ~1.0s
49
50
51
52
53
                      movi r1, #0x1
// 1.0 second
//movi r2, #0x0C
// 0.5 second
movi r2, #0x0B
// 0.25 second
//movi r2, #0x0a
// 0.0625 second
//movi r2, #0x04
lshft r1, r2
sw r1, r0 + #0x02
                       movi
                                       r1, #0x1
54
55
56
57
59
60
61
62
63
64
                       // Start the timer (write 0x0001 to 0x0101)
movi r1, #0x01
sw r1, r0 + #0x01
65
67
68
             exit:
    // enter idle state
    halt r0, r0
69
70
71
72
73
74
75
              isr0:
                       movi r0, #0x90
lw r1, r0
// xor with 1
76
                       movi r2, #0x1
xor r1, r2
// write back
77
78
79
80
                                         r1, r0
81
                        // write ascii value to uart0
82
                       movi r0, #0xa0
movi r2, #0x30
add r1, r2
83
84
85
86
                       sw
                                       r1, r0
87
                       // reset watchdog
movi    r0, #0xb8
sw    r1, r0
88
89
90
91
                       // return from interrupt
intr r0, r0
92
```

D.2 1-160 Core Parallel Summation

This example demo performs a parallel summation of numbers 1 to 320. The algorithm *assigns* each core a subset of the summation space. It does this using the core's ID and the number of cores in the system. The following formulas determine where the subset begins and ends for each core. Core 0 broadcasts the number to sum to then each core calculates its subset start and end positions. Each core then performs a summation over it's subset then adds the result to a global shared value. After pushes it's results, the global shared value will contain the final summation result.

$$N_{samples} = 320 (D.1)$$

$$N_{threads} = 64 (D.2)$$

$$subset = N_{samples} / N_{threads}$$
 (D.3)

$$start = ID * subset$$
 (D.4)

$$end = start + subset$$
 (D.5)

```
// sum64.s
// Simple 1-160 core summation program
2
3
         // Set up common values, such as: Core id (r6), number of threads (cores) (r7), shared memory addresses (r5) \,
4
5
        entry:
// Core id in r6
r0. #0x8
6
              movi r0, #0x80
lw r0, r0
             lw
              // store in r6
10
12
             // get number of threads
movi r0, #0x81
13
14
             lw r0, r0
// store in r7
15
                        r0, r0
16
17
              // BRAMO shared memory 0x1000
19
                       r5, #0x01
r2, #0x0C
             movi
20
21
22
23
              lshft
        jmp_to_barrier:
    // NOT_ROOT
    // wait a
24
                  wait_at barrier
26
27
                     r6, r3
r4, barrier_arrive
              cmp
28
                        r4, BR_NE
30
              // ROOT
31
                    calculates nsamples_per_thread
32
                     ns = 100

nst = ns / (num_threads)

nst = ns >> (num_threads - 1)

r0 = (num_threads - 1) WRONG!!!
33
34
35
36
37
        root_broadcast:
38
              // The root (core idx 0) broadcasts the number of samples
39
              // 16 cores
40
                          r4, #0x14
41
42
              // 32 cores
              //movi
                          r4, #0x0a
43
              // 64 cores
44
45
                        r4, #0x05
              46
47
              // 160 cores
48
              //movi
                          r4, #0x02
49
              // ROOT
51
              // Do the broadcast
52
                   write nsamples_per_thread to shared bram (broadcast)
53
                  0x1001
                        r4, r5 + #0x01
55
```

```
// Reach the barrier to tell everone // that we have arrived
 58
 59
            barrier_arrive:
                  // load latest count
                 lwex r0, r5
// try increment count
// increment by 1
addi r0, r3 + #0x01
// attempt store
swex r0, r5
 61
 62
 63
 64
 65
 66
 67
                  // check success (== 0)
                 cmp r0, r3
// branch if failed
movi r4, barrier_arrive
br r4, BR_NE
69
70
 71
 72
           // Wait in an infinite loop
// for all cores to 'arrive'
73
74
           barrier:
 75
 76
                  // load the count
                 ٦w
                          r0, r5
 77
 78
                  // compare with number of threads
                 cmp r0, r7
// jump back to barrier if not equal
movi r4, barrier
br r4, BR_NE
 79
 80
 81
 82
 83
 84
           // EACH CORE
// All cores have arrived and in sync
 85
 86
           synced1:
                 // Retrieve load the nsamples_per_thread
lw r4, r5 + #0x01
// Calculate nstart = idx * nsamples_per_thread
// in r2
 87
 88
                 // in r2
mov
 89
 90
                          r2, r6
r2, r4
                 mult
 92
 93
                 // Loop limit in r4
// samples_per_thread -> samples_per_thread + nstart
add r4, r2
 94
 96
 97
           // Perform the summation in a tight for loop
// Sum numbers from nstart to limit
sum_loop:
 98
 99
100
                 // sum += i
101
                 add
                             r1, r2
                 // increment i
addi r2, r3 + #0x01
103
104
                  // check end
105
                        r2, r4
r0, sum_loop
r0, BR_NE
107
                 movi
108
                 br
109
           // Summation of the subset finished, result is in r1 // Now use a mutex to add it to the global sum value in shared mem
110
111
           sum_mutex:
112
                  // load latest count
113
                 lwex r0, r5 + #0x2
// try increment count
// increment by 1
114
115
116
                            r0, r1
                 // make copy as swex has a return value
mov r2, r0
// attempt store
swex r0, r5 + #0x02
118
119
120
121
                  // check success (== 0)
122
                 cmp r0, r3
// branch if failed
movi r4, sum_mutex
br r4, BR_NE
123
124
126
127
           // Write the latest global sum value to gpio1
128
           write_gpio:
movi r3, #0x91
129
130
131
                             r2, r3
            // Write the latest global sum value to uart0 tx
133
           write_uart_done:
    movi r3, #0xa0
134
135
136
                 movi
                             r2, #0x30
                             r2, r6
r2, r3
137
                 add
138
                 SW
139
           // This core has finished
140
            // Enter a low power state
141
142
           exit:
143
                 halt
                             r0, r0
```

Appendix E

Code Listing

E.1	SoC Code Listing		
	E.1.1	vmicro16_soc_config.v	
	E.1.2	top_ms.v	
	E.1.3	vmicro16_soc.v	
	E.1.4	vmicro16.v	
E.2	Periph	neral Code Listing	
E.3	Assem	ably Compiler Listing	
E.4	Text C	Compiler Listing	

E.1 SoC Code Listing

E.1.1 vmicro16_soc_config.v

Configuration file for configuring the vmicro16_soc.v and vmicro16.v features.

```
// Configuration defines for the umicro16_soc and umicro16 cpu.
2
3
4
5
        `ifndef VMICRO16_SOC_CONFIG_H
`define VMICRO16_SOC_CONFIG_H
       `include "clog2.v"
        `define FORMAL
        `define CORES
10
        `define SLAVES
11
       14
15
16
18
19
       // Top level data width for registers, memory cells, bus widths {\tt `define\ DATA\_WIDTH}
20
22
23
       // Set this to use a workaround for the MMU's APB T2 clock //`define {\it FIX\_T3}
26
27
       // Instruction memory (read only)
       // Must be large enough to support software program. 
`ifdef_DEF_CORE_HAS_INSTR_MEM
            // 64 16-bit words per core
`define DEF_MEM_INSTR_DEPTH 64
30
31
            // 4096 16-bit words global
`define DEF_MEM_INSTR_DEPTH 4096
```

```
35
         // Scratch memory (read/write) on each core.
// See `DEF_MMU_TIMO_* defines for info.
`define DEF_MEM_SCRATCH_DEPTH 64
36
37
38
39
         // Enables hardware multiplier and mult rr instruction `define DEF_ALU_HW_MULT 1 \,
40
41
42
         // Enables global reset (requires more luts) `define DEF_GLOBAL_RESET
43
44
45
         // Enable a watch dog timer to reset the soc if threadlocked // `define \it DEF\_USE\_WATCHDOG
46
47
48
49
         // Enables instruction memory programming via UARTO
         //`define DEF_USE_REPROG
50
51
         `ifdef DEF_USE_REPROG
52
              `ifndef DEF_GLOBAL_RESET
   `error_DEF_USE_REPROG_requires_DEF_GLOBAL_RESET
   `endif
54
55
         `endif
56
57
         58
59
60
          `define APB_WIDTH
                                        (2 + `clog2(`CORES) + `DATA_WIDTH)
62
          `define APB_PSELX_GPI00 0
63
          define APB_PSELX_UARTO 1
define APB_PSELX_REGSO 2
64
65
          `define APB_PSELX_BRAMO 3
`define APB_PSELX_GPI01 4
66
67
          define APB_PSELX_GPI01 4
68
          `define APB_PSELX_TIMRO 6
`define APB_PSELX_WDOGO 7
69
70
71
          `define APB_PSELX_PERRO 8
72
73
          `define APB_GPIOO_PINS 8
         `define APB_GPI01_PINS 16
`define APB_GPI02_PINS 8
74
75
76
77
         // Shared memory words
`define APB_BRAMO_CELLS 4096
78
79
         80
         81
82
         // TIMO
// Number of scratch memory cells per core
83
84
         // numner of scratch memory cells per define DEF_MMU_TIMO_CELLS 64 define DEF_MMU_TIMO_S 16'h0000 define DEF_MMU_TIMO_E 16'h0007F // SREG
85
86
87
88
         `define DEF_MMU_SREG_S
`define DEF_MMU_SREG_E
89
                                             16'h0080
90
                                             16'h008F
         // GPI00
91
           define DEF_MMU_GPIOO_S
92
93
         `define DEF_MMU_GPIOO_E
                                            16'h0090
94
         // GPI01
          define DEF_MMU_GPI01_S
                                             16'h0091
95
         `define DEF_MMU_GPIO1_E
                                            16'h0091
96
97
         // GPI02
         `define DEF_MMU_GPI02_S
`define DEF_MMU_GPI02_E
                                             16'h0092
98
99
                                            16'h0092
         // UARTO
100
         `define DEF_MMU_UARTO_S
`define DEF_MMU_UARTO_E
101
                                             16'h00A0
102
                                            16'h00A1
         // REGSO
103
          `define DEF_MMU_REGSO_S
`define DEF_MMU_REGSO_E
                                             16'h00B0
                                            16'h0087
105
         // WDOGO
106
           define DEF_MMU_WDOGO_S
                                             16'h00B8
107
108
          `define DEF_MMU_WDOGO_E
                                             16'h00B8
         // BRAMO
109
         `define DEF_MMU_BRAMO_S
`define DEF_MMU_BRAMO_E
                                             16'h1000
110
                                             16'h1fff
111
112
         // TIMRO
         `define DEF_MMU_TIMRO_S
`define DEF_MMU_TIMRO_E
                                             16'h0200
113
114
115
         116
         // Interrupts
117
118
         // Enable/disable interrupts
// Disabling will free up resources for other features
//`define DEF_ENABLE_INT
// Number of interrupt in signals
`define DEF_NUM_INT 8
120
121
122
         // Default interrupt bitmask (0 = hidden, 1 = enabled)
124
```

```
125
            `define DEF_INT_MASK
            // Bit position of the TIMRO interrupt signal define DEF_INT_TIMRO 0
126
127
            '/ Interrupt vector memory location
'define DEF_MMU_INTSV_S 16'h010'
'define DEF_MMU_INTSV_E 16'h010'
128
129
                                                         16'h0100
16'h0107
130
            // Interrupt vector memory location
131
            `define DEF_MMU_INTSM_S
`define DEF_MMU_INTSM_E
                                                          16'h0108
133
134
            `endif
```

E.1.2 top_ms.v

Top level module that connects the SoC design to hardware pins on the FPGA.

```
module seven_display # (
    parameter INVERT = 1
) (
 2
 4
                     input [3:0] n,
 5
                     output [6:0] segments
 6
                    reg [6:0] bits;
assign segments = (INVERT ? ~bits : bits);
 8
10
                     always @(n)
                     case (n)
4'h0: bits = 7'b0111111; // 0
11
12
                            4'h1: bits = 7'b0000110; // 1
4'h1: bits = 7'b0000110; // 1
4'h2: bits = 7'b1011011; // 2
4'h3: bits = 7'b1001111; // 3
4'h4: bits = 7'b1100110; // 4
4'h5: bits = 7'b1101101; // 5
13
15
16
17
                            4'h6: bits = 7'b1111101; // 6
4'h7: bits = 7'b0000111; // 7
4'h8: bits = 7'b1111111; // 8
18
19
20
                            4'h9: bits = 7'b1100111; // 9
21
                             4'hA: bits = 7'b1110111; // A
                            4'hB: bits = 7'b1111100; // B
4'hC: bits = 7'b0111001; // C
4'hD: bits = 7'b1011110; // D
4'hE: bits = 7'b1111001; // E
4'hF: bits = 7'b1110001; // F
23
24
25
26
27
28
                     endcase
             endmodule
29
30
31
            // minispartan6+ XC6SLX9
module top_ms # (
    parameter GPIO_PINS = 8
) (
32
33
34
35
                     {\tt input}
                                                    CLK50.
36
37
                     input
// UART
                                 [3:0]
                                                    SW,
38
39
                     input
                    output
// Peripherals
output [7:0]
40
                                                    TXD.
41
42
                                                   LEDS,
43
                     // 3v3 input from the s6 on the delsoc
44
45
                                                   S6_3v3,
                    input
46
                     // SSDs
47
                    output [6:0] ssd0,
output [6:0] ssd1,
output [6:0] ssd2,
output [6:0] ssd3,
output [6:0] ssd4,
output [6:0] ssd5
48
49
50
51
52
53
54
                     //wire [15:0]
55
                                                               "_PSELx; // not shared
M_PENABLE;
M_PUDATE
                     //wire
//wire [5-1:0]
//wire
57
58
59
                     //wire [15:0]
                                                               M_PWDATA;
                                                               M_PRDATA; // input to intercon
M_PREADY; // input to intercon
60
                      //wire [15:0]
61
                     //wire
62
                    wire [7:0] gpio0;
wire [15:0] gpio1;
wire [7:0] gpio2;
63
64
65
                     vmicro16_soc soc (
```

```
.clk
                                                        (CLK50)
                                                     (~SW[0]),
 69
                                   .reset
 70
                                                                 (M_PADDR),
(M_PWRITE),
(M_PSELx),
(M_PENABLE),
(M_PWDATA),
 71
                                   //.M_PADDR
                                   //.M_PWRITE
//.M_PSELx
 72
 73
74
                                   //.M_PENABLE
 75
                                   //.M_PWDATA
 76
                                   //.M_PRDATA
                                                                   (M_PRDATA),
 77
78
                                   //.M PREADY
                                                                  (M PREADY).
 79
                                   // UART
                                   .uart_tx (TXD),
 81
                                   .uart_rx (RXD),
 82
                                   // GPIO
 83
                                                        (LEDS[3:0]),
 84
                                   .gpio0
 85
                                   .gpio1
                                                         (gpio1),
 86
                                   .gpio2
                                                        (gpio2),
 87
 88
                                   // DBUG
 89
                                   .dbug0
                                                      (LEDS[4])
                                                          (LEDS[7:4])
 90
                                   //.dbug1
                         ):
 91
 92
                          assign LEDS[7:5] = \{TXD, RXD, S6_3v3\};
 94
                          // SSD displays (split across 2 gpio ports 1 and 2)
wire [3:0] ssd_chars [0:5];
 95
                         wire [3:0] ssd_chars [0:5];
assign ssd_chars[0] = gpio1[3:0];
assign ssd_chars[1] = gpio1[7:4];
assign ssd_chars[2] = gpio1[11:8];
assign ssd_chars[3] = gpio1[15:12];
assign ssd_chars[4] = gpio2[3:0];
assign ssd_chars[5] = gpio2[7:4];
seven_display ssd_0 (.n(ssd_chars[0]), .segments (ssd0));
seven_display ssd_1 (.n(ssd_chars[1]), .segments (ssd1));
seven_display ssd_2 (.n(ssd_chars[2]), .segments (ssd2));
seven_display ssd_3 (.n(ssd_chars[3]), .segments (ssd3));
seven_display ssd_4 (.n(ssd_chars[4]), .segments (ssd4));
seven_display ssd_5 (.n(ssd_chars[5]), .segments (ssd5));
 96
 98
 99
100
101
102
103
104
105
106
107
108
109
                 endmodule
110
```

E.1.3 vmicro16_soc.v

```
2
        `include "vmicro16_soc_config.v"
`include "clog2.v"
`include "formal.v"
5
6
7
        module pow_reset # (
    parameter INIT = 1,
    parameter N = 8
8
9
10
11
              {\tt input}
12
                             clk.
13
             input reset,
output reg resethold
14
15
             initial resethold = INIT ? (N-1) : 0;
16
17
             always @(*)
18
19
                  resethold = |hold;
20
              reg [`clog2(N)-1:0] hold = (N-1);
21
22
              always @(posedge clk)
23
                   if (reset)
                        hold \leq N-1;
24
25
                   else
                        if (hold)
26
                             hold <= hold - 1;
27
        endmodule
28
29
30
           Vmicro16 multi-core SoC with various peripherals
         // and interrupts
31
        module vmicro16_soc (
32
33
              input clk,
34
              input reset,
35
              // UARTO
36
37
              input
                                                       uart_rx,
38
              output
39
```

```
output [`APB_GPIO0_PINS-1:0]
output [`APB_GPIO1_PINS-1:0]
output [`APB_GPIO2_PINS-1:0]
 40
                                                             gpio0,
 41
                                                             gpio1,
 42
                                                             gpio2.
 43
 44
                output
                                                             halt,
 45
                output
                                [`CORES-1:0]
                                                             dbug0
 46
 47
                               [`CORES*8-1:0]
                output
                                                             dbug1
 48
               wire [`CORES-1:0] w_halt;
assign halt = &w_halt;
 49
 50
 51
                assign dbug0 = w_halt;
 53
                // Watchdog reset pulse signal.
// Passed to pow_reset to generate a longer reset pulse
 54
 55
 56
                wire wdreset;
 57
                wire prog_prog;
 58
 59
                // soft register reset hold for brams and registers
                wire soft_reset;
ifdef DEF_GLOBAL_RESET
 60
 61
                     pow_reset # (
 62
                           INIT
 63
 64
                           . N
                                            (8)
                     ) por_inst (
 65
                           .clk (clk),
ifdef DEF_USE_WATCHDOG
 66
 67
                           .reset
 68
                                            (reset | wdreset | prog_prog),
 69
                            else
 70
                                            (reset),
                           .reset
 71
72
73
                           .resethold (soft_reset)
                     ):
                `else
 74
 75
                     assign soft_reset = 0;
                `endif
 76
77
                // Peripherals (master to slave)
wire [`APB_WIDTH-1:0]
 78
 79
                                                            M_PADDR;
 80
                 wire
                                                             M_PWRITE;
M_PSELx;
                                                                          // not shared
                 wire [`SLAVES-1:0]
 81
                                                             M_PENABLE;
                 wire [`DATA_WIDTH-1:0] M_PWDATA;
wire [`SLAVES*`DATA_WIDTH-1:0] M_PRDATA; // input to intercon
wire [`SLAVES-1:0] M_PREADY; // input
 83
 84
 85
 86
                // Master apb interfaces
wire [`CORES*`APB_WIDTH-1:0]
wire [`CORES-1:0]
wire [`CORES-1:0]
 87
                                                           w_PADDR;
 88
                                                             w_PWRITÉ;
 89
                                                             w_PSELx;
 90
                 wire ['CORES-1:0] w_PENABLE
wire ['CORES* DATA_WIDTH-1:0] w_PWDATA;
wire ['CORES* DATA_WIDTH-1:0] w_PRDATA;
wire ['CORES-1:0] w_PREADY;
                                                             w_PENABLE;
 92
 93
 94
 95
          // Interrupts
ifdef DEF_ENABLE_INT
wire ['DEF_NUM_INT-1:0] ints;
wire ['DEF_NUM_INT*'DATA_WIDTH-1:0] ints_data;
 96
 97
 98
                100
101
102
103
104
                apb_intercon_s # (
.MASTER_PORTS
.SLAVE_PORTS
105
                                            (`CORES)
106
                                            (`SLAVES)
107
                                            (`APB_WIDTH),
(`DATA_WIDTH),
108
                      .BUS_WIDTH
109
                      .DATA_WIDTH
                      .HAS_PSELX_ADDR (1)
110
                ) apb (
111
112
                     .clk
                                      (soft_reset),
113
                     // APB master to slave
.S_PADDR (w_PADDR),
114
115
                      .S_PWRITE
                                      (w_PWRITE),
116
                      .S_PSELx
                                       (w_PSELx),
                      .S_PENABLE (w_PENABLE),
118
119
                      .S_PWDATA
                                      (w_PWDATA),
(w_PRDATA),
                      .S_PRDATA
120
                      .S_PREADY
                                      (w_PREADY),
121
122
                      // shared bus
                      .M_PADDR
                                      (M_PADDR)
123
                      M PWRITE
                                      (M PWRITE).
124
125
                      .M_PSELx
                                       (M_PSELx),
                      .M_PENABLE
                                      (M_PENABLE),
126
                      .M PWDATA
                                       (M_PWDATA),
127
128
                      .M_PRDATA
                                      (M_PRDATA),
```

```
129
                       .M_PREADY
                                       (M_PREADY)
                 );
130
131
132
                 vmicro16_psel_err_apb error_apb (
133
                       .clk
                                         (clk),
134
                        .reset
                                         (),
                       // apb slave to master interface
135
                       .S_PADDR
                                         (),
136
                        .S_PWRITE
137
                                         (M_PSELx[~APB_PSELX_PERRO]),
138
                        .S PSELx
                       .S_PENABLE
                                         (M_PENABLE),
139
                       .S_PWDATA
                                         (),
140
                       .S_PRDATA
141
142
                        .S_PREADY
                                         (M_PREADY[`APB_PSELX_PERRO]),
143
                       // Error interrupt to reset the bus
                                         ()
144
                       .err_i
145
146
           `ifdef DEF_USE_WATCHDOG
147
                 vmicro16_watchdog_apb # (
    .BUS_WIDTH (`APB_WIDTH),
148
149
150
                        .NAME
                                         ("WDOGO")
                 ) wdog0_apb (
    .clk
151
                                         (clk),
152
                       .clk
.reset (),
// apb slave to master interface
.S_PADDR (),
.S_PWRITE (M_PWRITE),
153
154
155
156
                                         (M_PSELx[^APB_PSELX_WDOGO]),
(M_PENABLE),
                       .S_PSELx
157
                       .S_PENABLE
158
159
                       .S_PWDATA
160
                        .S_PRDATA
                                         (),
                                         (M_PREADY[`APB_PSELX_WDOGO]),
161
                       .S_PREADY
162
163
                       .wdreset
164
           );
`endif
165
166
                 vmicro16_gpio_apb # (
   .BUS_WIDTH ( `APB_WIDTH),
   .DATA_WIDTH ( `DATA_WIDTH),
   .PORTS ( `APB_GPIOO_PINS),
167
168
169
170
                        .NAME
                                         ("GPI00")
171
172
                 ) gpio0_apb (
173
                       .reset (soft_reset),
// apb slave to master interface
.S_PADDR
(M_PADDR)
                       .clk
                                         (clk),
174
175
176
                                         (M_PWRITE),
(M_PSELx[^APB_PSELX_GPI00]),
(M_PENABLE),
177
                       .S_PWRITE
                       .S PSELx
178
                       .S_PENABLE
179
                                         (M_PWDATA),
(M_PWDATA),
(M_PRDATA[^APB_PSELX_GPI00*`DATA_WIDTH +: `DATA_WIDTH]),
(M_PREADY[`APB_PSELX_GPI00]),
...
180
                       .S_PWDATA
181
                       .S_PRDATA
182
                       .S_PREADY
                                         (gpio0)
183
                        .gpio
184
185
                 // GPI01 for Seven segment displays (16 pin)
vmicro16_gpio_apb # (
   .BUS_WIDTH (`APB_WIDTH),
   .DATA_WIDTH (`DATA_WIDTH),
186
187
188
189
                                         (`APB_GPI01_PINS), ("GPI01")
190
                       .PORTS
191
                       NAME.
192
                 ) gpio1_apb (
                       .clk
                                         (clk),
193
                                         (soft_reset),
194
                       .reset
                       // apb slave to master interface
.S_PADDR (M_PADDR),
.S_PWRITE (M_PWRITE),
195
196
197
                       .S_PSELx
                                          (M_PSELx[`APB_PSELX_GPI01]),
198
                       .S_PENABLE
                                         (M_PENABLE),
199
                                         (M_PWDATA),
(M_PRDATA[^APB_PSELX_GPI01*`DATA_WIDTH +: `DATA_WIDTH]),
(M_PREADY[^APB_PSELX_GPI01]),
200
                        S PWDATA
                       .S_PRDATA
201
                       .S_PREADY
202
203
                                         (gpio1)
                       .gpio
204
                 ):
205
                 // GPI02 for Seven segment displays (8 pin)
206
                 // GPIO2 for Seven segment woopsage
vmicro16_gpio_apb # (
    .BUS_WIDTH ( APB_WIDTH),
    .DATA_WIDTH ( DATA_WIDTH),
    .PORTS ( APB_GPIO2_PINS),
207
208
209
210
                       NAME
                                         ("GPI02")
211
                 ) gpio2_apb (
212
213
                       .clk
                                         (clk),
                                         (soft_reset),
                       . reset
214
                       // apb slave to master interface
215
                       .S_PADDR
                                         (M_PADDR)
216
                                         (M_PWRITE),
                       .S_PWRITE
```

```
(M_PSELx[`APB_PSELX_GPI02]),
(M_PENABLE),
218
                       .S_PSELx
                      .S_PENABLE
219
                                       (M_PWDATA),
(M_PRDATA['APB_PSELX_GPIO2*'DATA_WIDTH +: 'DATA_WIDTH]),
                       .S_PWDATA
220
                      .S_PRDATA
221
                       .S_PREADY
                                        (M_PREADY[`APB_PSELX_GPI02]),
222
223
                       .gpio
                                        (gpio2)
                ):
224
225
226
                apb_uart_tx # (
227
                       .DATA_WIDTH (8),
                                       (4) //2^4 = 16 FIFO words
                       .ADDR_EXP
228
                ) uart0_apb (
229
230
                      .clk
                                        (clk),
231
                       .reset
                                        (soft_reset),
                      // apb slave to master interface
.S_PADDR (M_PADDR),
232
233
                      .S_PWRITE
                                        (M_PWRITE)
234
235
                      .S_PSELx
                                        (M_PSELx[ APB_PSELX_UARTO]),
                                       (M_PENABLE),
(M_PUDATA),
(M_PRDATA[^APB_PSELX_UARTO*^DATA_WIDTH +: `DATA_WIDTH]),
(M_PREADY[^APB_PSELX_UARTO]),
                      .S_PENABLE
.S_PWDATA
236
237
                      .S_PRDATA
238
239
                      .S_PREADY
240
                      // wart wires
241
                      .tx_wire
                                       (uart_tx),
242
                      .rx_wire
                                       ()
243
244
245
                timer_apb timr0 (
                                        (clk),
246
                      .clk
247
                                       (soft_reset),
                      .reset
                      // apb slave to master
.S_PADDR (M_PADDR),
248
                                                       interface
249
                                       (M_PADDR)
                                       (M_PWRITE),
(M_PSELx[`APB_PSELX_TIMRO]),
                       .S PWRITE
250
                       .S_PSELx
251
                       .S_PENABLE
                                       (M_PENABLE),
252
                                       (M_PWDATA),
(M_PWDATA),
(M_PRDATA[^APB_PSELX_TIMRO*`DATA_WIDTH +: `DATA_WIDTH]),
(M_PREADY[^APB_PSELX_TIMRO])
253
                       .S_PWDATA
254
                       .S_PRDATA
255
                       .S_PREADY
256
                       ifdef DEF_ENABLE_INT
257
                        .out (ints ['DEF_INT_TIMRO]),
.int_data (ints_data['DEF_INT_TIMRO*'DATA_WIDTH +: 'DATA_WIDTH])
                       ,.out
258
259
260
                       endif
261
                );
262
                // Shared register set for system-on-chip info
// R0 = number of cores
vmicro16_regs_apb # (
263
264
265
266
                      .BUS_WIDTH
                                                   (`APB_WIDTH)
                       .DATA_WIDTH .CELL_DEPTH
                                                   (`DATA_WIDTH),
(8),
267
268
                      .PARAM_DEFAULTS_RO (`CORES),
.PARAM_DEFAULTS_R1 (`SLAVES)
269
270
271
                ) regs0_apb (
                                       (clk),
(soft_reset),
272
                      .clk
273
                       .reset
                      // apb slave to master
.S_PADDR (M_PADDR),
274
                                                       interface
275
                                       (M_PWRITE),
(M_PSELx[^APB_PSELX_REGS0]),
(M_PENABLE),
276
                       .S PWRITE
                       .S_PSELx
277
                      .S_PENABLE
278
                                       (M_PWDATA),
(M_PWDATA),
(M_PRDATA[^APB_PSELX_REGSO*^DATA_WIDTH +: `DATA_WIDTH]),
(M_PREADY[^APB_PSELX_REGSO])
279
                       .S_PWDATA
280
                       .S_PRDATA
281
                       .S_PREADY
                ):
282
283
                vmicro16_bram_ex_apb # (
   .BUS_WIDTH (`APB_WIDTH),
   .MEM_WIDTH (`DATA_WIDTH);
284
285
286
                                           ( APB_BRAMO_CELLS),
287
                       .MEM_DEPTH
                       .CORE_ID_BITS (`clog2(`CORES))
288
289
                ) bram_apb (
                      .clk
290
                                       (clk),
291
                                       (soft_reset),
                       .reset
                      // apb slave to master interface
.S_PADDR (M_PADDR),
292
293
                                       (M_PWRITE),
(M_PSELx[^APB_PSELX_BRAMO]),
(M_PENABLE),
294
                       .S PWRITE
                       .S PSELx
295
                      .S_PENABLE
296
                                       (M_PWDATA),
(M_PRDATA['APB_PSELX_BRAMO*`DATA_WIDTH +: `DATA_WIDTH]),
(M_PREADY['APB_PSELX_BRAMO])
                      .S_PWDATA
297
298
                       .S PRDATA
299
                       .S_PREADY
                );
300
301
                // There must be atleast 1 core
`static_assert(`CORES > 0)
`static_assert(`DEF_MEM_INSTR_DEPTH > 0)
302
303
304
                 `static_assert(`DEF_MMU_TIMO_CELLS > 0)
305
```

```
307
           // Single instruction memory ifndef DEF_CORE_HAS_INSTR_MEM
308
309
                // slave input/outputs from interconnect
310
                                                             instr_M_PADDR;
instr_M_PWRITE;
instr_M_PSELx;
311
                wire [ APB_WIDTH-1:0]
312
                wire
313
                wire [1-1:0]
                                                                                    // not shared
                                                              instr_M_PENABLE;
314
                wire
                wire [`DATA_WIDTH-1:0]
wire [1*`DATA_WIDTH-1:0]
wire [1-1:0]
315
                                                             instr_M_PWDATA;
                                                             instr_M_PRDATA; // slave response
instr_M_PREADY; // slave response
316
317
318
                // Master apb interfaces
wire [`CORES*`APB_WIDTH-1:0]
wire [`CORES-1:0]
319
                                                             instr_w_PADDR;
320
                                                             instr_w_PWRITÉ;
321
                wire [CORES-1:0] wire [CORES-1:0]
                                                             instr_w_PSELx;
322
323
                                                             instr_w_PENABLE;
                wire ['CORES*'DATA_WIDTH-1:0]
wire ['CORES*'DATA_WIDTH-1:0]
wire ['CORES-1:0]
324
                                                             instr_w_PWDATA;
                                                             instr_w_PRDATA;
instr_w_PREADY;
325
326
327
                `ifdef DEF_USE_REPROG
  wire [`clog2(`DEF_MEM_INSTR_DEPTH)-1:0] prog_addr;
  wire [`DATA_WIDTH-1:0] prog_data;
328
329
330
331
                      wire prog_we;
                      uart_prog rom_prog (
.clk (clk).
332
333
                                             (reset | wdreset),
334
                            .reset
335
                            // input stream
336
                            .uart_rx
                                             (uart_rx),
                            // programmer.addr (
337
                                             (prog_addr),
(prog_data),
338
339
                            .data
340
                                              (prog_we),
341
                            .prog
                                              (prog_prog)
                );
`endif
342
343
344
                `ifdef DEF_USE_REPROG
345
                      {\tt vmicro16\_bram\_prog\_apb}
346
347
348
                      vmicro16_bram_apb
                 endif
349
                # (
350
                      .BUS_WIDTH
                                              (`APB_WIDTH),
351
                                             (`DATA_WIDTH),
(`DEF_MEM_INSTR_DEPTH),
352
                       .MEM_WIDTH
                      .MEM_DEPTH
.USE_INITS
353
                                              (1),
354
355
                      .NAME
                                              ("INSTR_ROM_G")
356
                ) instr_rom_apb (
                      .clk
                                              (clk),
357
                                              (reset)
358
                      .reset
                      .S_PADDR
                                              (instr_M_PADDR),
359
360
                       .S_PWRITE
361
                      .S_PSELx
                                              (instr_M_PSELx)
                      .S_PENABLE
                                              (instr_M_PENABLE),
362
                      .S_PWDATA
363
                                              (0).
                      .S_PRDATA
                                              (instr_M_PRDATA),
364
365
                       .S_PREADY
                                              (instr_M_PREADY)
366
                      `ifdef DEF_USE_REPROG
367
368
369
                            .addr
                                            (prog_addr),
370
                            .data
                                            (prog_data),
371
                            .we
                                            (prog we).
372
                             .prog
                                            (prog_prog)
373
                       `endif
                );
374
375
376
                apb_intercon_s # (
                      .MASTER_PORTS
.SLAVE_PORTS
377
                                              (`CORES),
                                             (1),
( APB_WIDTH),
( DATA_WIDTH),
378
                      .BUS_WIDTH
.DATA_WIDTH
379
380
                       .HAS_PSELX_ADDR (0)
381
382
                ) apb_instr_intercon (
383
                      .clk
                                       (clk),
384
                      // APB master from cores
// master
S_PADDR (instr w PAD
                                       (soft_reset),
385
386
                                       (instr_w_PADDR),
(instr_w_PWRITE),
(instr_w_PSELx),
387
                      .S PWRITE
388
                      .S_PSELx
389
                      .S_PENABLE
                                        (instr_w_PENABLE),
390
391
                      .S_PWDATA
                                        (instr_w_PWDATA),
                                       (instr_w_PRDATA), (instr_w_PREADY),
392
                       .S PRDATA
                      .S_PREADY
393
                      // shared bus slaves
// slave outputs
394
395
```

```
(instr_M_PADDR),
(instr_M_PWRITE),
396
                   .M_PADDR
397
                   .M PWRITE
                                  (instr_M_PSELx),
(instr_M_PENABLE),
398
                   .M PSELx
                   .M_PENABLE
399
                                  (instr_M_PWDATA),
(instr_M_PRDATA),
                   .M_PWDATA
400
401
                    M PRDATA
                   .M_PREADY
                                  (instr_M_PREADY)
402
403
         `endif
404
405
              genvar i:
406
              generate for(i = 0; i < `CORES; i = i + 1) begin : cores</pre>
407
408
409
                   vmicro16_core # (
                        .CORE_ID
                                                 (i),
410
                        .DATA_WIDTH
                                                 (`DATA_WIDTH),
411
412
                        .MEM_INSTR_DEPTH (^DEF_MEM_INSTR_DEPTH),
.MEM_SCRATCH_DEPTH (^DEF_MMU_TIMO_CELLS)
413
414
                   ) c1 (
415
416
                        .clk
                                       (clk),
417
                        .reset
                                       (soft_reset),
418
                        // debug
419
420
                        .halt
                                       (w_halt[i]),
421
                        // interrupts
422
                                       (ints),
423
                        .ints
                        .ints_data (ints_data),
424
425
                        // Output master port 1
.w_PADDR (w_PADDR
426
                                                    [`APB_WIDTH*i +: `APB_WIDTH]
427
                                       (w_PWRITE [i]
428
                        .w_PWRITE
429
                        .w_PSELx
                                       (w_PSELx
                        .w_PENABLE
                                       (w_PENABLE [i]
430
                                       (w_PWDATA [`DATA_WIDTH*i +: `DATA_WIDTH]),
(w_PRDATA [`DATA_WIDTH*i +: `DATA_WIDTH]),
(w_PREADY [i] ),
                        .w PWDATA
431
                        .w_PRDATA
432
                        .w_PREADY
433
434
         `ifndef DEF_CORE_HAS_INSTR_MEM
435
                        // APB instruction rom
436
                           // Output master port 2
437
                        .w2_PADDR (instr_w_PADDR [`APB_WIDTH*i +: `APB_WIDTH] ),
//.w2_PWRITE (instr_w_PWRITE [i] ),
.w2_PSELx (instr_w_PSELx [i] ),
438
439
                                                                                                 ),
440
                        .w2_PENABLE (instr_w_PENABLE [i]
441
                        //.w2_PWDATA (instr_w_PWDATA [`DATA_WIDTH*i +: `DATA_WIDTH]),
.w2_PRDATA (instr_w_PRDATA [`DATA_WIDTH*i +: `DATA_WIDTH]),
.w2_PREADY (instr_w_PREADY [i] )
442
443
444
         `endif
445
                  );
447
              end
              endgenerate
448
449
450
              451
              // Formal Verification
452
              `ifdef FORMAL
453
454
              wire all_halted = &w_halt;
455
              456
              // Count number of clocks each core is spending on
457
              458
459
460
461
462
463
              integer i2;
              initial
464
                  for(i2 = 0; i2 < `CORES; i2 = i2 + 1) begin
465
                        bus_core_times[i2] = 0;
core_work_times[i2] = 0;
466
467
                   \quad \text{end} \quad
468
469
470
              // total bus time
471
              generate
                   genvar g2;

for (g2 = 0; g2 < `CORES; g2 = g2 + 1) begin : formal_for_times

always @(posedge clk) begin

if (m DGFTx[g2])
472
473
474
475
                                        bus_core_times[g2] <= bus_core_times[g2] + 1;
476
477
                                  // Core working time
`ifndef DEF_CORE_HAS_INSTR_MEM
    if (!w_PSELx[g2] && !instr_w_PSELx[g2])
478
479
480
481
                                  `else
482
                                       if (!w_PSELx[g2])
                                  `endif
483
                                              if (!w_halt[g2])
484
```

```
485
                                                core_work_times[g2] <= core_work_times[g2] + 1;</pre>
486
487
                       end
                   end
488
489
            {\tt endgenerate}
490
491
            reg [15:0] bus_time_average = 0;
            reg [15:0] bus_reqs_average = 0;
reg [15:0] fetch_time_average = 0;
492
493
            reg [15:0] work_time_average = 0;
494
            always @(all_halted) begin
for (i2 = 0; i2 < CORES; i2 = i2 + 1) begin
bus_time_average = bus_time_average + bus_core_times[i2];
= bus_reqs_average + bus_core_reqs_count[i2];
+ core_work_times[i2];
495
496
497
498
499
500
501
                     fetch_time_average = fetch_time_average + instr_fetch_times[i2];
502
                 end
503
                504
505
506
507
508
509
            510
511
512
            // 1 clock delay of w_PSELx
reg [`CORES-1:0] bus_core_reqs_last;
513
514
            // rising edges of each
wire ['CORES-1:0] bus_core_reqs_real;
515
516
            // storage for counters for each core
reg [15:0] bus_core_reqs_count [0:`CORES-1];
517
518
519
            initial
                for(i2 = 0; i2 < `CORES; i2 = i2 + 1)
520
                     bus_core_reqs_count[i2] = 0;
521
522
523
            // 1 clk delay to detect rising edge
always @(posedge clk)
524
525
                 bus_core_reqs_last <= w_PSELx;
526
527
            generate
                528
529
530
                        // Detect new reqs for each cor
                       assign bus_core_reqs_real[g3] = w_PSELx[g3] >
531
                                                                      bus_core_regs_last[g3];
532
533
534
                       always @(posedge clk)
535
                              if (bus_core_reqs_real[g3])
                                    bus_core_reqs_count[g3] <= bus_core_reqs_count[g3] + 1;</pre>
536
537
538
                  end
            endgenerate
539
540
541
             `ifndef DEF_CORE_HAS_INSTR_MEM
542
                 543
                 544
545
546
                 integer i3;
547
                 initial
                     for(i3 = 0; i3 < `CORES; i3 = i3 + 1)
549
550
                         instr_fetch_times[i3] = 0;
551
                 // total bus time // Instruction fetches occur on the w2 master port
552
553
554
                 generate
                     genvar g4;
for (g4 = 0; g4 < `CORES; g4 = g4 + 1) begin : formal_for_fetch_times
555
556
557
                          always @(posedge clk)
                              if (instr_w_PSELx[g4])
558
                                  instr_fetch_times[g4] <= instr_fetch_times[g4] + 1;</pre>
559
560
                     end
561
                 endgenerate
            `endif
562
563
564
            `endif // end FORMAL
565
566
        endmodule
```

E.1.4 vmicro16.v

Vmicro16 CPU core module.

```
// This file contains multiple modules.
          // Ints fite Contains matterfile modules.
// Verilator likes 1 file for each module
/* verilator lint_off DECLFILENAME */
/* verilator lint_off UNUSED */
/* verilator lint_off BLKSEQ */
2
3
4
5
6
          /* verilator lint_off WIDTH */
          // Include Vmicro16 ISA containing definitions for the bits `include "vmicro16_isa.v" \,
8
10
11
            include "clog2.v"
          `include "formal.v"
12
13
14
15
          // This module aims to be a SYNCHRONOUS, WRITE_FIRST BLOCK RAM
16
                  https://www.xilinx.com/support/documentation/user\_guides/ug473\_7Series\_Memory\_Resources.pdf
                  https://www.xilinx.com/support/documentation/user_guides/ug383.pdf\\ https://www.xilinx.com/support/documentation/sw_manuals/xilinx2016_4/ug901-vivado-synthesis.pdf
18
19
          module vmicro16_bram # (
20
                parameter MEM_WIDTH
parameter MEM_DEPTH
parameter CORE_ID
                                                     = 64,
22
                                                   = 0,
23
                parameter USE_INITS
24
25
                parameter PARAM_DEFAULTS_RO = 0,
                parameter PARAM_DEFAULTS_R1 = 0,
parameter PARAM_DEFAULTS_R2 = 0,
26
27
                parameter PARAM_DEFAULTS_R3 = 0,
parameter NAME = "BRAM"
28
                parameter NAME
29
30
31
                 input clk,
32
                 input reset,
33
34
                                  [`clog2(MEM_DEPTH)-1:0] mem_addr,
                 input
                                  [MEM_WIDTH-1:0]
35
                 input
                                                                       mem_in,
36
                                                                        mem_we
                 output reg [MEM_WIDTH-1:0]
37
                                                                       mem out
38
          );
                // memory vector
(* ram_style = "block" *)
reg [MEM_WIDTH-1:0] mem [0:MEM_DEPTH-1];
39
40
41
42
43
                 // not synthesizable
                integer i;
initial begin
44
45
                      for (i = 0; i < MEM_DEPTH; i = i + 1) mem[i] = 0; mem[0] = PARAM_DEFAULTS_R0;
46
                       mem[1] = PARAM_DEFAULTS_R1;
mem[2] = PARAM_DEFAULTS_R2;
mem[3] = PARAM_DEFAULTS_R3;
48
49
50
51
                       if (USE_INITS) begin
                             // define TEST_SW ifdef TEST_SW
53
54
55
                             $readmemh("E:\\Projects\\uni\\vmicro16\\sw\\verilog_memh.txt", mem);
56
57
                             `define TEST_ASM
`ifdef TEST_ASM
58
59
60
                             $readmemh("E:\\Projects\\uni\\vmicro16\\sw\\asm.s.hex", mem);
61
62
                             //`define TEST_COND
`ifdef TEST_COND
mem[0] = {`VMICR016_OP_MOVI,
mem[0] = {`VMICR016_OP_MOVI,
63
64
                                                                               3'h7, 8'hC0}; // lock
3'h7, 8'hC0}; // lock
65
66
67
68
69
                             //`define TEST_CMP
`ifdef TEST_CMP
mem[0] = {`VMICR016_OP_MOVI,
mem[1] = {`VMICR016_OP_MOVI,
mem[2] = {`VMICR016_OP_CMP,
                                '`define TEST_CMP
70
                                                                               3'h0, 8'h0A};
71
                                                                               3'h1, 8'h0B};
3'h1, 3'h0, 5'h1};
72
73
74
75
                            76
77
                                                                               3'h0, 8'hC5};
3'h0, 3'h0, 5'h1};
3'h2, 3'h0, 5'h1};
3'h2, 3'h0, 5'h1};
3'h3, 3'h0, 5'h1};
79
80
81
82
84
```

```
// define TEST_MULTICORE

`ifdef TEST_MULTICORE

mem[0] = {`VMICR016_OP_MOVI,
mem[1] = {`VMICR016_OP_SOVI,
mem[2] = {`VMICR016_OP_SOVI,
mem[3] = {`VMICR016_OP_MOVI,
mem[4] = {`VMICR016_OP_MOVI,
mem[5] = {`VMICR016_OP_MOVI,
mem[6] = {`VMICR016_OP_MOVI,
mem[7] = {`VMICR016_OP_MOVI,
mem[8] = {`VMICR016_OP_MOVI,
mem[9] = {`VMICR016_OP_SOVI,
mem[9] = {`VMICR016_OP_SO
   86
   87
                                                                                                                                                                                 3'h0, 8'h90};
                                                                                                                                                                                 3'h1, 8'h33};
   88
   89
                                                                                                                                                                                 3'h1, 3'h0,
                                                                                                                                                                                                                        5'h0}:
                                                                                                                                                                                3'h0, 8'h80};
3'h2, 3'h0, 5'h0};
3'h1, 8'h33};
   90
   91
   92
                                                                                                                                                                                 3'h1, 8'h33};
                                                                                                                                                                                 3'h1, 8'h33};
   94
                                                                                                                                                                                3'h0, 8'h91};
3'h2, 3'h0, 5'h0};
   95
   96
   98
                                                                  //`define TEST_BR

`ifdef TEST_BR

mem[0] = {`VMICR016_OP_MOVI, 3'h0, 8'h0};

mem[1] = {`VMICR016_OP_MOVI, 3'h3, 8'h3};

mem[2] = {`VMICR016_OP_MOVI, 3'h1, 8'h2};

mem[3] = {`VMICR016_OP_ARITH_U, 3'h0, 3'h1, 5'b11111};

mem[4] = {`VMICR016_OP_BR, 3'h3, `VMICR016_OP_BR_U};

mem[5] = {`VMICR016_OP_MOVI, 3'h0, 8'hFF};
   99
 100
102
103
104
 105
106
107
                                                                      endif
108
                                                                   //`define ALL_TEST
`ifdef ALL_TEST
109
110
                                                                   // Standard all test
// REGSO
111
112
                                                                   mem[0] = {\text{`VMICRO16_OP_MOVI,}}
mem[1] = {\text{`VMICRO16_OP_SW,}}
mem[2] = {\text{`VMICRO16_OP_SW,}}
                                                                                                                                                                                3'h0, 8'h81};
3'h1, 3'h0, 5'h0}; // MMU[0x81] = 6
3'h2, 3'h0, 5'h1}; // MMU[0x82] = 6
113
114
115
                                                                    // GPI00
116
                                                                  Mem[3] = {`VMICRO16_OP_MOVI,
mem[4] = {`VMICRO16_OP_MOVI,
mem[5] = {`VMICRO16_OP_SW,
mem[6] = {`VMICRO16_OP_LW,
                                                                                                                                                                                 3'h0, 8'h90};
117
                                                                                                                                                                                3'h1, 8'hD};
3'h1, 3'h0, 5'h0};
119
                                                                                                                                                                                 3'h2, 3'h0, 5'h0};
120
                                                                    // TIMO
121
                                                                   mem[7] = {`VMICRO16_OP_MOVI,
mem[8] = {`VMICRO16_OP_LW,
122
                                                                                                                                                                                 3'h0, 8'h07};
                                                                                                                                                                                3'h3, 3'h0, 5'h03};
 123
                                                                 // UARTO
124
                                                                                                                                                                                                                                                     // UARTO
                                                                                                                                                                                    3'h0, 8'hA0};
125
                                                                                                                                                                                    3'h1, 8'h41};
3'h1, 3'h0, 5'h0};
                                                                                                                                                                                                                                                      // ascii A
126
127
                                                                                                                                                                                   3'h1, 8'h42}; // ascii B
3'h1, 8'h42}; // ascii C
3'h1, 8'h43}; // ascii C
3'h1, 3'h0, 5'h0};
 128
129
130
131
                                                                                                                                                                                   3'h1, 3'h0, 5'h0};
3'h1, 8'h44}; // ascii D
3'h1, 3'h0, 5'h0};
3'h1, 8'h45}; // ascii D
3'h1, 3'h0, 5'h0};
3'h1, 8'h46}; // ascii E
3'h1, 3'h0, 5'h0};
 132
 133
134
135
 136
 137
138
                                                                    // BRAMO
                                                                  // BRAMU
mem[22] = {`VMICRO16_OP_MOVI,
mem[23] = {`VMICRO16_OP_MOVI,
mem[24] = {`VMICRO16_OP_SW,
mem[25] = {`VMICRO16_OP_LW,
                                                                                                                                                                                    3'h0, 8'hC0};
139
                                                                                                                                                                                    3'h1, 8'hA};
3'h1, 3'h0, 5'h5};
140
142
                                                                                                                                                                                    3'h2, 3'h0, 5'h5};
                                                                  143
                                                                                                                                                                                    3'h0. 8'h91}:
144
                                                                                                                                                                                    3'h1, 8'h12};
3'h1, 3'h0, 5'h0};
3'h2, 3'h0, 5'h0};
145
 146
147
                                                                    // GPI02
148
                                                                   mem[30] = {`VMICRO16_OP_MOVI,
mem[31] = {`VMICRO16_OP_MOVI,
mem[32] = {`VMICRO16_OP_SW,
                                                                                                                                                                                    3'h0, 8'h92};
149
                                                                                                                                                                                    3'h1, 8'h56};
3'h1, 3'h0, 5'h0};
150
 151
152
                                                                      endif
153
                                                                 154
 155
156
157
                                                                                                                                                                                 3'h0, 8'hC0};
                                                                                                                                                                                3'h1, 8'hA};
3'h1, 3'h0, 5'h5};
 158
 159
                                                                                                                                                                                3'h2, 3'h0, 5'h5};
160
161
                                                                      endif
 162
163
                                        end
164
                                       always @(posedge clk) begin // synchronous WRITE_FIRST (page 13)
165
167
                                                     if (mem_we) begin
                                                                   168
169
 170
 171
                                                      end else
172
                                                                   mem_out <= mem[mem_addr];</pre>
                                       end
173
```

```
174
              // TODO: Reset impl = every clock while reset is asserted, clear each cell one at a time, mem[i++] <= 0
175
176
         endmodule
177
178
179
180
         module vmicro16_core_mmu # (
                                       = 16,
= 64,
             parameter MEM_WIDTH parameter MEM_DEPTH
181
182
183
        parameter CORE_ID = 3'h0,
  parameter CORE_ID_BITS = `clog2(`CORES)
) (
184
185
186
              input clk,
187
              input reset,
188
189
              input req,
output busy,
190
191
192
              // From core
193
                           [MEM_WIDTH-1:0] mmu_addr,
              input
194
                           [MEM_WIDTH-1:0]
              input
                                                mmu_in,
195
196
                                                mmu_we,
              input
197
              input
                                                mmu_lwex
198
              input
                                                mmu_swex,
              output reg [MEM_WIDTH-1:0] mmu_out,
199
200
              // interrupts
output reg [`DATA_WIDTH*`DEF_NUM_INT-1:0] ints_vector,
output reg [`DEF_NUM_INT-1:0] ints_mask,
201
202
203
204
              // TO APB interconnect
output reg [`APB_WIDTH-1:0]
205
                                                 M_PADDR,
206
              output reg
                                                 M_PWRITE,
207
                                                 M_PSELx,
M_PENABLE,
208
              output reg
209
              output reg
              output reg [MEM_WIDTH-1:0]
210
                                                 M_PWDATA,
211
              // from interconnect
                         [MEM_WIDTH-1:0]
212
              input
                                                 M PRDATA
213
                                                 M PREADY
              input
         );
214
              localparam MMU_STATE_T1 = 0;
localparam MMU_STATE_T2 = 1;
localparam MMU_STATE_T3 = 2;
215
216
217
                                             = MMU_STATE_T1;
218
              reg [1:0] mmu_state
219
             reg [MEM_WIDTH-1:0] per_out = 0;
wire [MEM_WIDTH-1:0] tim0_out;
220
221
223
              assign busy = req || (mmu_state == MMU_STATE_T2);
224
              // more luts than below but easier
225
             226
227
228
229
230
231
232
233
234
             235
236
237
238
239
             240
241
242
243
244
              // Special register selects
localparam SPECIAL_REGS = 8;
wire [MEM_WIDTH-1:0] sr_val;
245
246
247
248
249
              // Interrupt vector and mask
              initial ints_vector = 0;
initial ints_mask = 0;
250
251
252
              wire [2:0] intv_addr = mmu_addr[`clog2(`DEF_NUM_INT)-1:0];
253
254
              always @(posedge clk)
if (intv_we)
255
                       ints_vector[intv_addr*`DATA_WIDTH +: `DATA_WIDTH] <= mmu_in;
256
              always @(posedge clk)
    if (intm_we)
257
258
                        ints_mask <= mmu_in;</pre>
259
260
261
              always @(ints_vector)
262
                   $display($time,
```

```
264
                                            "\tC%d\t\tints_vector W: | %h ",
265
                                    CORE_ID,
ints_vector[(**DATA_WIDTH +: `DATA_WIDTH],
ints_vector[1**DATA_WIDTH +: `DATA_WIDTH],
ints_vector[2**DATA_WIDTH +: `DATA_WIDTH],
ints_vector[2**DATA_WIDTH +: `DATA_WIDTH],
ints_vector[4**DATA_WIDTH +: `DATA_WIDTH],
ints_vector[5**DATA_WIDTH +: `DATA_WIDTH],
ints_vector[6**DATA_WIDTH +: `DATA_WIDTH],
ints_vector[7**DATA_WIDTH +: `DATA_WIDTH]).
                                             CORE ID.
266
267
268
269
270
271
272
273
274
                                    );
275
276
                     always @(intm_we)
                             $display($time, "\tC%d\t\tintm_we W: %b", CORE_ID, ints_mask);
277
278
                     // Output port
always @(*)
    if (t:
279
280
                            if (tim0_en) mmu_out = tim0_out;
else if (sreg_en) mmu_out = sr_val;
else if (intv_en) mmu_out = ints_vector[mmu_addr[2:0]*\DATA_WIDTH
281
282
283
284
                                                                                                               +: `DATA_WIDTH];
285
                             else if (intm_en) mmu_out = ints_mask;
                                                              mmu_out = per_out;
286
                            else
287
288
                     // APB master to slave interface
289
                     always @(posedge clk)
                            ays w(poseage clk)
if (reset) begin
mmu_state <= MMU_STATE_T1;
M_PENABLE <= 0;
M_PADDR <= 0;
M_PWDATA <= 0;
M_PSELx <= 0;
M_PWRITE <= 0;
290
291
292
293
294
295
296
297
                             end
298
                            else
299
                                    casex (mmu_state)
                                           MMU_STATE_T1: begin
if (req && apb_en) begin
M_PADDR <= {mmu_lwex,
300
301
302
                                                                                    mmu_swex,
CORE_ID[CORE_ID_BITS-1:0],
303
304
305
                                                                                     mmu_addr[MEM_WIDTH-1:0]};
306
307
                                                          M_PWDATA <= mmu_in;</pre>
308
                                                          M PSELx
                                                                            <= 1;
                                                           M_PWRITE <= mmu_we;
309
310
311
                                                          mmu_state <= MMU_STATE_T2;</pre>
                                                   end
312
313
                                           end
314
                                            `ifdef FIX_T3
315
                                                  MMU_STATE_T2: begin
316
317
                                                          M_PENABLE <= 1;
318
                                                          if (M_PREADY == 1'b1) begin
    mmu_state <= MMU_STATE_T3;</pre>
319
320
                                                           end
321
322
                                                   end
323
324
                                                   MMU_STATE_T3: begin
                                                          // Slave has output a ready signal (finished)
M_PENABLE <= 0;</pre>
325
326
                                                          M_PENABLE <= 0;
M_PADDR <= 0;
M_PWDATA <= 0;
M_PSELx <= 0;
M_PWRITE <= 0;
327
328
329
330
                                                           // Clock the peripheral output into a reg,
331
332
                                                                   to output on the next clock cycle
out <= M PRDATA:
333
                                                           per out
334
335
                                                          mmu_state <= MMU_STATE_T1;</pre>
                                                   end
336
337
                                            `else
                                                     // No FIX_T3
338
                                                  // No FIX_T3
MMU_STATE_T2: begin
   if (M_PREADY == 1'b1) begin
        M_PENABLE <= 0;
        M_PADDR <= 0;
        M_PWDATA <= 0;
        M_PWBATA <= 0;
        M_PWRITE <= 0;
        // Clock the peripheral output into a reg,
        // to output on the next clock cycle
        per_out <= M_PRDATA;</pre>
339
340
341
343
344
346
347
348
349
                                                                  mmu_state <= MMU_STATE_T1;</pre>
350
                                                          end else begin
M_PENABLE <= 1;
351
352
                                                           end
353
```

```
354
                                              end
                                        `endif
355
356
                                 endcase
357
                   (* ram_style = "block" *)
358
                   vmicro16_bram # (
.MEM_WIDTH (MEM_WIDTH),
359
360
                          .MEM_WIDTH (MEM_WIDTH),
.MEM_DEPTH (SPECIAL_REGS),
.USE_INITS (0),
.PARAM_DEFAULTS_R0 (CORE_ID),
.PARAM_DEFAULTS_R1 (CORES),
.PARAM_DEFAULTS_R2 (^APB_BRAMO_CELLS),
.PARAM_DEFAULTS_R3 (^SLAVES),
.NAME ("ram_sr")
361
362
363
364
365
366
367
                   ) ram_sr (
368
                                               (clk),
369
                          .clk
                          .reset
                                               (reset)
370
371
                          .{\tt mem\_addr}
                                               (mmu_addr[`clog2(SPECIAL_REGS)-1:0]),
372
                          .mem_in
                                               (),
373
                                               ().
                          .mem we
374
                          .mem_out
                                               (sr_val)
375
376
                   // Each M core has a TIMO scratch memory
(* ram_style = "block" *)
377
378
                   vmicro16_bram # (
                          .MEM_WIDTH (MEM_WIDTH),
.MEM_DEPTH (MEM_DEPTH),
.USE_INITS (0),
.NAME ("TIMO")
380
381
382
383
384
                   ) TIMO (
                         .clk
385
                                               (clk),
                                               (reset)
386
                          .reset
387
                          .mem_addr
                                               (mmu_addr[7:0]),
388
                          .mem_in
                                               (mmu_in),
389
                          .mem_we
                                               (tim0_we)
390
                          .mem_out
                                              (tim0_out)
                   );
391
            endmodule
392
393
394
395
            module vmicro16_regs # (
    parameter CELL_WIDTH
    parameter CELL_DEPTH
396
                                                                  = 16,
397
                                                                  = 8,
= `clog2(CELL_DEPTH),
398
                   parameter CELL_DEFIN
parameter CELL_SEL_BITS
parameter CELL_DEFAULTS
parameter DEBUG_NAME
parameter CORE_ID
399
                                                                  = 0,
400
401
                  parameter CORE_ID = 0,
parameter PARAM_DEFAULTS_RO = 16'h0000,
parameter PARAM_DEFAULTS_R1 = 16'h0000
402
403
404
405
406
                   input clk,
                   input clk,
input reset,
// Dual port register reads
input [CELL_SEL_BITS-1:0] rs1, // port 1
output [CELL_WIDTH-1 :0] rd1,
//input [CELL_SEL_BITS-1:0] rs2, // port 2
//output [CELL_WIDTH-1 :0] rd2,
// EX/WB final stage write back
407
408
409
410
411
412
413
                   input
                                                                        we.
414
                   input [CELL_SEL_BITS-1:0]
415
                                                                         wsĺ,
                   input [CELL_WIDTH-1:0]
416
                                                                         wd
417
            ):
                   (* ram_style = "distributed" *)
418
                   reg [CELL_WIDTH-1:0] regs [0:CELL_DEPTH-1] /*verilator public_flat*/;
419
420
                    // Initialise registers with default values
421
                   // Intitutes registers with using the success of the soc // TODO: How to do this on reset?
422
423
424
                   integer i;
425
                   initial
                          if (CELL_DEFAULTS)
426
427
                                 $readmemh(CELL_DEFAULTS, regs);
                          else begin
for(i = 0; i < CELL_DEPTH; i = i + 1)
    regs[i] = 0;
regs[0] = PARAM_DEFAULTS_R0;
regs[1] = PARAM_DEFAULTS_R1;</pre>
428
429
430
431
432
433
434
                   `ifdef ICARUS
435
                                 $display($time, "\tC%02h\t\t| %h %h %h %h %h %h %h %h %h ", CORE_ID,
436
                          always @(regs)
437
438
                                       regs[0], regs[1], regs[2], regs[3], regs[4], regs[5], regs[6], regs[7]);
439
440
                   `endif
441
442
```

```
443
                   always @(posedge clk)
                         if (reset) begin

for(i = 0; i < CELL_DEPTH; i = i + 1)

regs[i] <= 0;

regs[0] <= PARAM_DEFAULTS_RO;

regs[1] <= PARAM_DEFAULTS_R1;
444
445
446
447
448
                          end
449
                          else if (we) begin $\display(\$\text{time}, \"\tc%\02\h: REGS #\%s: Writing \h to reg[\hat{\kappa}\]",
450
451
                                        CORE_ID, DEBUG_NAME, wd, ws1);
452
453
                                 // Perform the write
454
455
                                regs[ws1] <= wd;
                          end
456
457
458
                   // sync writes, async reads
459
                   assign rd1 = regs[rs1];
                   //assign rd2 = regs[rs2];
460
            endmodule
461
462
            module vmicro16_dec # (
parameter INSTR_WIDTH = 16
parameter INSTR_OP_WIDTH = 5,
parameter INSTR_RS_WIDTH = 3,
463
464
                                                             = 16,
465
466
                  parameter ALU_OP_WIDTH = 5
467
468
                   //input clk, // not used yet (all combinational) //input reset, // not used yet (all combinational) \label{eq:combinational}
469
470
471
                   input [INSTR_WIDTH-1:0]
472
                                                                  instr.
473
                  output [INSTR_OP_WIDTH-1:0] opcode, output [INSTR_RS_WIDTH-1:0] rd, output [INSTR_RS_WIDTH-1:0] ra, output [3:0] imm4, output [7:0] imm8, output [11:0] imm12, output [4:0] simm5,
474
475
476
477
478
479
480
481
                   // This can be freely increased without affecting the isa output reg [ALU_OP_WIDTH-1:0] alu_op,
482
483
484
                   output reg has_imm4,
output reg has_imm8,
485
486
487
                   output reg has_imm12,
                   output reg has_we, output reg has_br,
488
489
490
                   output reg has_mem
                   output reg has_mem_we,
output reg has_cmp,
491
492
493
                   output halt, output intr,
494
495
496
497
                   output reg has_lwex,
498
                   output reg has_swex
499
500
                    // TODO: Use to identify bad instruction and
                   // raise exceptions
//,output is_bad
501
502
            );
503
                   assign opcode = instr[15:11];
assign rd = instr[10:8];
assign ra = instr[7:5];
assign imm4 = instr[3:0];
504
505
506
507
                                         = instr[7:0];
                   assign imm8
508
                   assign imm12 = instr[11:0];
assign simm5 = instr[4:0];
510
511
                  512
513
514
515
516
                                                                             alu_op = `VMICRO16_ALU_NOP;
alu_op = `VMICRO16_ALU_NOP; endcase
517
518
519
520
                           `VMICRO16_OP_LW:
                                                                              alu_op = `VMICRO16_ALU_LW;
                                                                              alu_op = VMICRO16_ALU_LW;
alu_op = VMICRO16_ALU_SW;
alu_op = VMICRO16_ALU_LW;
alu_op = VMICRO16_ALU_SW;
                          `VMICRO16_OP_SW:

`VMICRO16_OP_LWEX:

`VMICRO16_OP_SWEX:
521
522
523
524
                                                                             alu_op = `VMICRO16_ALU_MOV;
alu_op = `VMICRO16_ALU_MOVI;
                          `VMICRO16_OP_MOV:
525
                          `VMICRO16_OP_MOVI:
526
527
                                                                             alu_op = `VMICRO16_ALU_BR;
alu_op = `VMICRO16_ALU_MULT;
                          `VMICRO16_OP_BR:
`VMICRO16_OP_MULT:
528
529
530
                          `VMICRO16_OP_CMP:
`VMICRO16_OP_SETC:
                                                                             alu_op = `VMICRO16_ALU_CMP;
alu_op = `VMICRO16_ALU_SETC;
531
532
```

```
533
                          `VMICRO16_OP_BIT: cas
`VMICRO16_OP_BIT_OR:
534
                                                              casez (simm5)
                                                                            alu_op = `VMICRO16_ALU_BIT_OR;
535
                                VMICRO16_OP_BIT_XOR:
VMICRO16_OP_BIT_AND:
VMICRO16_OP_BIT_NOT:
VMICRO16_OP_BIT_LSHFT:
                                                                            alu_op = `VMICRO16_ALU_BIT_XOR;
536
                                                                           alu_op = `VMICRO16_ALU_BIT_XOR;
alu_op = `VMICRO16_ALU_BIT_AND;
alu_op = `VMICRO16_ALU_BIT_NOT;
alu_op = `VMICRO16_ALU_BIT_LSHFT;
alu_op = `VMICRO16_ALU_BIT_RSHFT;
alu_op = `VMICRO16_ALU_BAD; endcase
537
538
539
540
                                  VMICRO16_OP_BIT_RSHFT:
                                 default:
541
542
                                ICRO16_OP_ARITH_U: casez (simm5)

`VMICRO16_OP_ARITH_UADD: alu_op = `VMICRO16_ALU_ARITH_UADD;

`VMICRO16_OP_ARITH_USUB: alu_op = `VMICRO16_ALU_ARITH_USUB;

`VMICRO16_OP_ARITH_UADDI: alu_op = `VMICRO16_ALU_ARITH_UADDI;
default: alu_op = `VMICRO16_ALU_BAD; endcase
                          `VMICRO16_OP_ARITH_U:
543
544
545
546
547
548
549
                          `VMICRO16_OP_ARITH_S:
                                                                     casez (simm5)
                                `VMICRO16_OP_ARITH_SADD: alu_op = `VMICRO16_ALU_ARITH_SADD;
`VMICRO16_OP_ARITH_SSUB: alu_op = `VMICRO16_ALU_ARITH_SSUB;
`VMICRO16_OP_ARITH_SSUBI: alu_op = `VMICRO16_ALU_ARITH_SSUBI;
default: alu_op = `VMICRO16_ALU_BAD; endcase
550
551
552
553
554
                         default: begin
555
556
                                                                            alu_op = `VMICRO16_ALU_NOP;
                                 $display($time, "\tDEC: unknown opcode: %h ... NOPPING", opcode);
557
                         end
558
559
                   endcase
                   // Special opcodes
//assign nop == ((opcode == `VMICRO16_OP_SPCL) & (~instr[0]));
assign halt = ((opcode == `VMICRO16_OP_SPCL) & instr[0]);
assign intr = ((opcode == `VMICRO16_OP_SPCL) & instr[1]);
561
562
563
564
565
                   566
567
568
569
570
571
572
                         VMICRO16_OP_MOVI_L,

'VMICRO16_OP_ARITH_U,

'VMICRO16_OP_ARITH_S,

'VMICRO16_OP_SETC,

'VMICRO16_OP_BIT,

'VMICRO16_OP_MULT:
573
574
575
576
577
578
                                                                  has_we = 1'b1;
579
                         default:
                                                                  has_we = 1'b0;
                   endcase
580
581
                    // Contains 4-bit immediate
582
583
                   always @(*)
                         584
585
                                has_imm4 = 1'b1;
586
587
                          else
                                has_imm4 = 1'b0;
588
589
590
                    // Contains 8-bit immediate
                   always @(*) case (opcode)
VMICRO16_OP_MOVI,
591
592
                                                                 has_imm8 = 1'b1;
has_imm8 = 1'b0;
593
                          `VMICRO16_OP_BR:
594
                         default:
                   endcase
595
                   //// Contains 12-bit immediate
//always @(*) case (opcode)
// VMICRO16_OP_MOVI_L: 1
// default:
596
597
598
                                                                    has_imm12 = 1'b1;
has_imm12 = 1'b0;
599
600
                   //endcase
601
602
                   603
604
605
606
                          default:
                                                           has_br = 1'b0;
607
                   endcase
608
609
                    // Requires external memory
                   always @(*) case (opcode)
VMICR016_OP_LW,
VMICR016_OP_SW,
610
611
612
613
                          `VMICRO16_OP_LWEX
                         VMICRO16_OP_SWEX: has_mem = 1'b1;
614
                                                           has_mem = 1'b0;
                         default:
615
616
                   endcase
617
                   618
619
620
                         VMICRU16_OP_SW,
VMICR016_OP_SWEX: has_mem_we = 1'b1;
621
                                                           has_mem_we = 1'b0;
                          default:
622
```

```
623
                                 endcase
624
                                // Affects status regressions
always @(*) case (opcode)
    VMICRO16_OP_CMP: has_cmp = 1'b1;
    has_cmp = 1'b0;
625
                                 // Affects status registers (cmp instructions)
626
627
628
629
                               630
631
632
633
634
635
636
                               always @(*) case (opcode)

VMICRO16_OP_SWEX: has_swex = 1'b1;
637
638
                                           default:
                                                                                                       has_swex = 1'b0;
639
640
                                 endcase
641
                    endmodule
642
643
                    module vmicro16_alu # (
   parameter OP_WIDTH = 5,
   parameter DATA_WIDTH = 16,
644
645
                   parameter CORE_ID
) (
646
647
648
                                // input clk, // TODO: make clocked
649
650
651
                                 input
                                                                [OP_WIDTH-1:0]
                                                                [OP_WIDTH-1:0] op,
[DATA_WIDTH-1:0] a, // rs1/dst
[DATA_WIDTH-1:0] b, // rs2
652
                                 input
653
                                 input
                                                                [3:0]
654
                                 input
                                                                                                                flags,
                                output reg [DATA_WIDTH-1:0] c
655
656
                                localparam TOP_BIT = (DATA_WIDTH-1);
657
                                // 17-bit register
reg [DATA_WIDTH:0] cmp_tmp = 0; // = {carry, [15:0]}
658
659
                                wire r_setc;
660
661
                                always @(*) begin
662
                                           cmp_tmp = 0;
case (op)
663
664
                                           665
666
667
668
669
670
                                            // bitwise operations
VMICRO16_ALU_BIT_OR:
                                                                                                                           c = a | b;
- a ^ b;
671
672
                                           VMICRO16_ALU_BIT_XOR:
VMICRO16_ALU_BIT_XOR:
VMICRO16_ALU_BIT_NOT:
VMICRO16_ALU_BIT_LSHFT:
VMICRO16_ALU_BIT_LSHFT:
673
                                                                                                                            c = a & b;
c = a & b;
c = ~(b);
674
675
676
                                                                                                                            c = a << b;
                                            `VMICRO16_ALU_BIT_RSHFT:
                                                                                                                          c = a \gg b;
677
678
                                            `VMICRO16_ALU_MOV:
`VMICRO16_ALU_MOVI:
`VMICRO16_ALU_MOVI_L:
679
680
                                                                                                                            c = b;
                                                                                                                            c = b;
681
682
                                           `VMICRO16_ALU_ARITH_UADD: c = a + b;

`VMICRO16_ALU_ARITH_USUB: c = a - b;

// TODO: ALU should have simm5 as input
683
684
                                            // TODO: ALU should have struce us one with the control of the con
685
686
687
                                            688
689
690
                                             `endif
691
                                            692
693
                                              VMICRO16_ALU_ARITH_SSUBI: c = $signed(a) - $signed(b);
694
695
696
                                                       Set zero, overflow, carry, signed bits in result cmp_tmp = a - b; c = 0;
                                             `VMICRO16_ALU_CMP: begin
697
698
699
700
701
702
                                                       // N Negative condition code flag
// Z Zero condition code flag
// C Carry condition code flag
// V Overflow condition code flag
c['VMICR016_SFLAG_N] = cmp_tmp[TOP_BIT];
c['VMICR016_SFLAG_Z] = (cmp_tmp == 0);
c['VMICR016_SFLAG_C] = 0; //cmp_tmp[TOP_BIT+1]; // not used
703
704
705
706
707
708
709
710
                                                        // Overflow flag
// https://stackoverflow.com/questions/30957188/
711
712
```

```
//\ https://github.com/bendl/prco304/blob/master/prco\_core/rtl/prco\_alu.v\#L50 \\ {\tt case(cmp\_tmp[TOP\_BIT+1:TOP\_BIT])}
713
714
                             2'b01: c[`VMICRO16_SFLAG_V] = 1;
2'b10: c[`VMICRO16_SFLAG_V] = 1;
715
716
                              default: c[`VMICRO16_SFLAG_V] = 0;
717
718
719
                         endcase
                         $display($time, "\tC%02h: ALU CMP: %h %h = %h = %b", CORE_ID, a, b, cmp_tmp, c[3:0]);
720
721
722
                   end
                   `VMICRO16_ALU_SETC: c = { {15{1'b0}}}, r_setc };
723
724
                   // TODO: Parameterise
default: begin
725
726
727
                        $display($time, "\tALU: unknown op: %h", op);
728
                        cmp\_tmp = 0;
729
730
                   end
                              endcase
731
732
733
                              end
734
              branch setc_check (
735
                   .flags
                                   (flags)
736
                    .cond
                                   (b[7:0])
737
                    .en
                                   (r_setc)
738
              );
739
         endmodule
740
         // flags = 4 bit r_cmp_flags register // cond = 8 bit VMICRO16_OP_BR_? value. See vmicro16\_isa.v
741
742
         module branch (
743
              input [3:0] flags,
input [7:0] cond,
744
745
746
              output reg en
747
                  always @(*)
749
750
751
753
754
755
756
757
758
759
760
761
762
         endmodule
763
764
         module vmicro16 core # (
765
              parameter DATA_WIDTH = 16,
parameter MEM_INSTR_DEPTH = 64,
parameter MEM_SCRATCH_DEPTH = 64,
parameter MEM_WIDTH = 16,
766
767
                                                 = 64,
768
769
770
        parameter CORE_ID
) (
771
                                                  = 3'h0
772
773
              input
                               clk,
774
              input
                               reset,
775
776
              output [7:0] dbug,
777
778
              output
                               halt,
779
780
               // interrupt sources
              input ['DEF_NUM_INT-1:0] ints,
input ['DEF_NUM_INT*`DATA_WIDTH-1:0] ints_data,
output ['DEF_NUM_INT-1:0] ints_ack,
781
782
783
784
              // APB master to slave interface (apb_intercon)
785
786
              output [ APB_WIDTH-1:0]
                                                  w_PADDR,
787
              output
                                                  w PWRITE.
                                                  w_PSELx,
788
              output
789
                                                  w_PENABLE,
              output
790
              output
                         [DATA_WIDTH-1:0]
                                                  w_PWDATA,
791
              input
                         [DATA_WIDTH-1:0]
                                                  w PRDATA
792
                                                  w PREADY
              input
793
794
795
         `ifndef DEF_CORE_HAS_INSTR_MEM
, // APB master interface to slave instruction memory
              output reg [ APB_WIDTH-1:0]
                                                      w2_PADDR,
796
797
              output reg
                                                      w2_PWRITÉ,
798
799
                                                      w2_PSELx,
w2_PENABLE,
              output reg
              output reg
              output reg [DATA_WIDTH-1:0]
800
                                                      w2_PWDATA,
                             [DATA_WIDTH-1:0]
                                                      w2_PRDATA
801
              input
802
              input
                                                      w2 PREADY
```

```
803
         `endif
         );
804
              localparam STATE_IF = 0;
805
              localparam STATE_R1 = 1;
806
807
              localparam STATE_R2 = 2;
localparam STATE_ME = 3;
808
              localparam STATE_WB = 4;
809
810
              localparam STATE_FE = 5;
             localparam STATE_IDLE = 6;
localparam STATE_HALT = 7;
811
812
813
             reg [2:0] r_state = STATE_IF;
814
                    [DATA_WIDTH-1:0] r_pc
[DATA_WIDTH-1:0] r_pc_saved
[DATA_WIDTH-1:0] r_instr
                                                          = 16'h0000:
815
             reg
                                                       = 16'h0000;
= 16'h0000;
816
             reg
817
              reg
818
              wire [DATA_WIDTH-1:0] w_mem_instr_out;
819
              wire
                                         w halt:
820
              assign dbug = {7'h00, w_halt};
assign halt = w_halt;
821
822
823
              wire [4:0]
                                         r_instr_opcode;
824
             wire [4:0]
wire [2:0]
825
                                         r_instr_alu_op;
826
                                         r_instr_rsd;
             wire [2:0] r_instr_rsa;
reg [DATA_WIDTH-1:0] r_instr_rdd = 0;
827
828
829
                    [DATA_WIDTH-1:0] r_instr_rda = 0;
              reg
830
              wire [3:0] wire [7:0]
                                         r_instr_imm4;
831
                                         r_instr_imm8;
              wire [4:0]
                                        r_instr_simm5;
r_instr_has_imm4;
832
833
              wire
834
              wire
                                         r_instr_has_imm8;
                                        r_instr_has_we;
r_instr_has_br;
835
              wire
836
              wire
837
              wire
                                         r_instr_has_cmp;
                                        r_instr_has_mem;
r_instr_has_mem_we;
838
              wire
839
              wire
840
              wire
                                         r_instr_halt;
841
              wire
                                         r_instr_has_lwex;
                                         r_instr_has_swex;
842
              wire
843
844
              wire [DATA_WIDTH-1:0] r_alu_out;
845
              wire [DATA_WIDTH-1:0] r_mem_scratch_addr = $signed(r_alu_out) + $signed(r_instr_simm5);
846
              wire [DATA_WIDTH-1:0] r_mem_scratch_in = r_instr_rdd;
847
              wire [DATA_WIDTH-1:0] r_mem_scratch_out;
wire r_mem_scratch_we = r_instr_has_mem_we && (r_state == STATE_ME);
reg r_mem_scratch_req = 0;
848
849
850
851
              wire
                                         r_mem_scratch_busy;
852
             853
                                         r_reg_rs1 = 0;
854
              wire [DATA_WIDTH-1:0] r_reg_rd1_i;
wire [DATA_WIDTH-1:0] r_reg_rd1 = regs_use_int ? r_reg_rd1_i : r_reg_rd1_s;
855
856
              857
858
859
              // branching
w_intr;
860
861
862
              wire
                            w_branch_en;
863
              wire
                                            = r_instr_has_br && w_branch_en;
= 4'h00; // N, Z, C, V
864
              wire
                             w_branching
              reg [3:0] r_cmp_flags
865
866
              867
868
869
              // 2 cycle register fetch
870
              always @(*) begin
r_reg_rs1 = 0;
871
872
                  if (r_state == STATE_R1)
    r_reg_rs1 = r_instr_rsd;
else if (r_state == STATE_R2)
873
874
875
876
                       r_reg_rs1 = r_instr_rsa;
                   else
877
                       r_reg_rs1 = 3'h0;
878
879
880
              reg regs_use_int = 0;
881
              ifdef DEF_ENABLE_INT
wire ['DEF_NUM_INT*'DATA_WIDTH-1:0] ints_vector;
882
883
              wire ['DEF_NUM_INT-1:0]
884
                                                          ints_mask;
has_int = ints & ints_mask;
885
              wire
              reg int_pending = 0;
              reg int_pending_ack = 0;
always @(posedge clk)
887
888
                  if (int_pending_ack)
// We've now branched to the isr
889
890
                  int_pending <= 0;
else if (has_int)</pre>
891
892
```

```
893
                         // Notify fsm to switch to the ints_vector at the last stage
894
                   int_pending <= 1;
else if (w_intr)</pre>
895
                        // Return to Interrupt instruction called,
896
                        // so we've finished with the interrupt
int_pending <= 0;</pre>
897
898
899
              `endif
              // Next program counter logic
reg [`DATA_WIDTH-1:0] next_pc = 0;
901
902
              always @(posedge clk)
903
                   if (reset)
904
                   if (reset)
   r_pc <= 0;
else if (r_state == STATE_WB) begin
   ifdef DEF_ENABLE_INT</pre>
905
906
907
                         if (int_pending) begin
908
                              909
910
                              ints_vector[0 +: `DATA_WIDTH]);
// TODO: check bounds
// Save state
911
912
913
                             r_pc_saved <= r_
regs_use_int <= 1;</pre>
914
                                                  <= r_pc + 1;
915
916
                              int_pending_ack <= 1;</pre>
                              int_pending____
// Jump to ISR
r nc <= ints_vector[0 +: `DATA_WIDTH];</pre>
917
918
                             r_pc
                        end else if (w_intr) begin

$\frac{1}{2}$display(\$\times, \"\tc%02h: Returning from ISR: \"h\",
919
920
921
                                   CORE_ID, r_pc_saved);
922
923
                              // Restore state
                                                <= r_pc_saved;
<= 0;
924
                             r_pc
925
                             regs_use_int
                              int_pending_ack <= 0;</pre>
926
                        end else
927
928
                          endif
929
                         if (w_branching) begin
                             930
931
932
                              `ifdef DEF_ENABLE_INT
933
                                  int_pending_ack <= 0;</pre>
934
                              `endif
935
936
                         end else if (r_pc < (MEM_INSTR_DEPTH-1)) begin
                             // normal increment
// pc <= pc + 1</pre>
937
938
939
                                                  <= r_pc + 1;
                             r_pc
940
                              `ifdef DEF_ENABLE_INT
941
942
                                   int_pending_ack <= 0;</pre>
                              `endif
943
944
                         end
                   end // end r_state == STATE_WB
else if (r_state == STATE_HALT) begin
`ifdef DEF_ENABLE_INT
// Only an interrupt can return from halt
// duplicate code form STATE_ME!
945
947
948
949
                        if (int_pending) begin  
$\display(\$\time, "\tC\02h: Jumping to ISR: \h", CORE_ID, ints_vector[0 +: `DATA_WIDTH]);
950
                             $display($time, "\tC%"
// TODO: check bounds
// Save state
951
952
953
                                                  <= r_pc;// + 1; HALT = stay with same PC
954
                              r_pc_saved
955
                              regs_use_int
                                                 <= 1;
956
                              int_pending_ack <= 1;</pre>
                              // Jump to ISR
r nc <= ints_vector[0 +: `DATA_WIDTH];
957
958
                        959
960
961
963
                             int_pending_ack <= 0;</pre>
                        end
964
                          endif
965
                   end
967
         `ifndef DEF_CORE_HAS_INSTR_MEM
968
              initial w2_PSELx = 0;
initial w2_PENABLE = 0;
initial w2_PADDR = 0;
970
971
973
974
              // cpu state machine
always @(posedge clk)
975
                   if (reset) begin
976
977
                        r_state
                                                <= STATE_IF;
                                               <= 0;
978
                        r_instr
979
                        r_mem_scratch_req <= 0;
                                               <= 0;
980
                        r_instr_rdd
981
                        r_{instr_rda}
                                                <= 0:
982
```

```
983
                         else begin
 984
             `ifdef DEF_CORE_HAS_INSTR_MEM
 985
                               if (r_state == STATE_IF) begin
 986
 987
                                            r_instr <= w_mem_instr_out;
 988
 989
                                            $display("");
                                            $display($time, "\tc%02h: PC: %h", CORE_ID, r_pc); $display($time, "\tc%02h: INSTR: %h", CORE_ID, w_mem_instr_out);
 990
 991
 992
 993
                                            r_state <= STATE_R1;</pre>
 994
                                end
            `else
 995
                                // wait for global instruction rom to give us our instruction
if (r_state == STATE_IF) begin
 996
 997
                                      // wait for ready signal
if (!w2_PREADY) begin
    w2_PSELx <= 1;
    w2_PWRITE <= 0;</pre>
 998
 999
1000
1001
                                            w2_PENABLE <= 1;
w2_PWDATA <= 0;
w2_PADDR <= r_pc;
1002
1003
1004
                                      wwz_FADDR -- 1
end else begin
wz_PSELx <= 0;
wz_PWRITE <= 0;
wz_PENABLE <= 0;</pre>
1005
1006
1007
1008
                                            w2_PWDATA <= 0;
1009
1010
                                            r_instr <= w2_PRDATA;
1011
1012
                                            $display("");
1013
                                            %display($time, "\tC%02h: PC: %h", CORE_ID, r_pc); $display($time, "\tC%02h: INSTR: %h", CORE_ID, w2_PRDATA);
1014
1015
1016
                                            r_state <= STATE_R1;
1017
1018
                                      end
1019
                                end
             `endif
1020
1021
                                else if (r_state == STATE_R1) begin
1022
1023
                                      if (w_halt) begin
                                            $display("
1024
                                            $display("");
1025
                                            #display($time, "\tC%02h: PC: %h HALT", CORE_ID, r_pc);
r_state <= STATE_HALT;</pre>
1026
1027
                                      end else begin
1028
                                            // primary operand
r_instr_rdd <= r_reg_rd1;
r_state <= STATE_R2;</pre>
1029
1030
1031
                                      end
1032
1033
1034
                                else if (r_state == STATE_R2) begin
                                     if (r_instr_has_imm4) r_instr_rda <= r_instr_imm4;
else if (r_instr_has_imm4) r_instr_rda <= r_reg_rd1 + r_instr_imm4;
else r_reg_rd1;
1035
1036
1037
1038
1039
                                      if (r_instr_has_mem) begin
1040
1041
                                           r_state
// Pulse req
                                                                      <= STATE_ME;
1042
                                            r_mem_scratch_req <= 1;
1043
                                      end else
1044
                                            r_state <= STATE_WB;
1046
                                end
                                else if (r_state == STATE_ME) begin
1047
                                      // Pulse req
1048
                                      r_mem_scratch_req <= 0;
1049
                                      // Wait for MMU to finish
if (!r_mem_scratch_busy)
    r_state <= STATE_WB;</pre>
1050
1051
1052
1053
                                end
                                else if (r_state == STATE_WB) begin
    if (r_instr_has_cmp) begin
        $display($time, "\tc%02h: CMP: %h", CORE_ID, r_alu_out[3:0]);
        r_cmp_flags <= r_alu_out[3:0];</pre>
1054
1055
1056
1057
1058
                                      end
1059
1060
                                      r_state <= STATE_FE;
                                end
1061
                               else if (r_state == STATE_FE)
    r_state <= STATE_IF;
else if (r_state == STATE_HALT) begin
    ifdef DEF_ENABLE_INT</pre>
1062
1063
1064
1065
                                            if (int_pending) begin
   r_state <= STATE_FE;</pre>
1066
1067
                                            end
1068
                                      `endif
1069
                                end
1070
                         end
1071
1072
```

```
1073
           `ifdef DEF_CORE_HAS_INSTR_MEM
1074
                // Instruction ROM
(* rom_style = "distributed" *)
1075
                vmicro16_bram # (
1076
                                           (DATA_WIDTH),
(MEM_INSTR_DEPTH),
(CORE_ID),
1077
                     .MEM_WIDTH .MEM_DEPTH
1078
                     .CORE_ID
1079
                      .USE_INITS
1080
                                           (1),
                                           ("INSTR_MEM")
                      .NAME
1081
1082
                ) mem_instr (
                     .clk
                                           (clk)
1083
                                           (reset).
1084
                     .reset
                     // port 1 .mem_addr
1085
1086
                                           (r_pc),
                                           (0),
(1'b0),
1087
                      .mem_in
                                           (1'b0), // ROM
(w_mem_instr_out)
1088
                      .mem we
1089
                      .mem out
1090
           `endif
1091
1092
                // MMU
1093
1094
                vmicro16_core_mmu #
                                           (DATA_WIDTH),
(MEM_SCRATCH_DEPTH),
(CORE_ID)
1095
                      .MEM_WIDTH
                     .MEM_DEPTH
.CORE_ID
1096
1097
1098
                ) mmu (
1099
                     .clk
                                           (reset),
1100
                      .reset
                                           (r_mem_scratch_req),
(r_mem_scratch_busy),
1101
                      .req
                      .busy
1102
                     // interrupts
.ints_vector
1103
1104
                                           (ints_vector),
1105
                      .ints mask
                                           (ints_mask),
                     // port 1.mmu_addr
1106
1107
                                           (r_mem_scratch_addr),
1108
                      .mmu_in
                                           (r_mem_scratch_in),
1109
                      .mmu_we
                                           (r_mem_scratch_we),
                                           (r_instr_has_lwex),
(r_instr_has_swex),
1110
                      .mmu_lwex
1111
                      .mmu_swex
                      .mmu_out
                                           (r_mem_scratch_out),
1112
                                           r to slave (w_PADDR),
                     // APB maste
.M_PADDR
1113
1114
                      .M PWRITE
                                           (w_PWRITE),
1115
                                           (w_PSELx),
(w_PENABLE),
                      .M_PSELx
1116
1117
                      .M_PENABLE
1118
                      .M_PWDATA
                                           (w_PWDATA),
                      .M_PRDATA
                                           (w_PRDATA),
1119
                      .M_PREADY
                                           (w_PREADY)
1120
1121
1122
                // Instruction decoder
1123
                vmicro16_dec dec (
1124
1125
                     // input
                      .instr
1126
                                           (r_instr),
1127
                     // output async
                                           (),
1128
                     .opcode
                                           (r_instr_rsd),
1129
                     .rd
                                           (r_instr_rsa),
(r_instr_imm4),
1130
                     .ra
1131
                      .imm4
1132
                      .imm8
                                           (r_instr_imm8),
                      .imm12
                                           (),
(r_instr_simm5),
1133
1134
                      .simm5
                                           (r_instr_alu_op)
1135
                      .alu_op
1136
                      .has_imm4
                                           (r_instr_has_imm4),
                                           (r_instr_has_imm8),
(r_instr_has_we),
1137
                      .has_imm8
1138
                      .has_we
                                           (r_instr_has_br),
1139
                      .has_br
1140
                      .has_cmp
                                           (r_instr_has_cmp),
1141
                      .has_mem
                                           (r_instr_has_mem)
                                           (r_instr_has_mem_we),
                      .has mem we
1142
                      .halt
                                           (w_halt),
1143
                      .intr
                                           (w_intr),
1144
1145
                      .has_lwex
                                           (r_instr_has_lwex),
1146
                      .has_swex
                                           (r_instr_has_swex)
                ):
1147
1148
1149
                 // Software registers
                vmicro16_regs # (
    .CORE_ID (CORE_ID),
    .CELL_WIDTH (`DATA_WIDTH)
1150
1151
1152
1153
                ) regs (
1154
                     .clk
                                      (clk),
                     .reset (reset),
// async port 0
1155
1156
                     .rs1
                                     (r_reg_rs1),
1157
1158
                      .rd1
                                      (r_reg_rd1_s),
                     // async port 1
//.rs2 (
1159
1160
                     //.rd2
1161
```

```
1162
                     // write port
                                    (r_reg_we && ~regs_use_int),
(r_instr_rsd),
(r_reg_wd)
1163
                     .we
                     .ws1
1164
1165
1166
1167
                // Interrupt replacement registers 
`ifdef DEF_ENABLE_INT
1168
1169
               1170
1171
1172
1173
1174
                ) regs_intr (
1175
                    clk
                                    (clk),
                    .reset (res
// async port 0
.rs1 (r_1
1176
                                    (reset),
1177
                                    (r_reg_rs1),
1178
1179
                     .rd1
                                    (r_reg_rd1_i),
                    // async port 1
//.rs2 (),
//.rd2 (),
// write port
1180
1181
1182
1183
1184
                     .we
                                    (r_reg_we && regs_use_int),
                                    (r_instr_rsd),
1185
                     .ws1
                                    (r_reg_wd)
1186
                     .wd
               );
endif
1187
1188
1189
                // ALU
1190
               vmicro16_alu # (
1191
                     .CORE_ID(CORE_ID)
1193
               ) alu (
                                    (r_instr_alu_op),
(r_instr_rdd),
1194
                    .op
1195
                     .a
                    .b
                                    (r_instr_rda),
1196
1197
                     .flags
                                    (r_cmp_flags),
                    // async output
.c (r_alu_out)
1198
1199
               );
1200
1201
                branch branch_check (
1202
                                    (r_cmp_flags),
 (r_instr_imm8),
1203
                     .flags
1204
                     .cond
1205
                     .en
                                    (w_branch_en)
1206
               );
1207
          endmodule
1208
```

E.2 Peripheral Code Listing

Various memory-mapped APB peripherals, such as GPIO, UART, timers, and memory.

```
// Vmicro16 peripheral modules
2
        `include "vmicro16_soc_config.v"
`include "formal.v"
5
        // PSEL signal error detection peripheral
// No action is taken however.
6
7
        module vmicro16_psel_err_apb (
             input clk, input reset,
9
10
11
             // APB Slave to master interface
12
                                                    S_PADDR, // not used (optimised out)
             input [0:0]
13
                                                    S_PWRITE,
14
             input
                                                    S_PSELx,
S_PENABLE,
             input
16
             input
                     [0:0]
                                                    S_PWDATA,
17
             input
18
19
             // prdata not used
                                                    S_PRDATA,
S_PREADY,
20
21
             output [0:0]
             output
23
              // output an error interrupt signal
             output err_i
24
25
             assign S_PREADY = (S_PSELx & S_PENABLE) ? 1'b1 : 1'b0;
26
                              = S_PREADY;
27
             assign err_i
        endmodule
28
29
```

```
30
          // Simple watchdog peripheral
module vmicro16_watchdog_apb # (
   parameter BUS_WIDTH = 16,
   parameter NAME = "WD",
   parameter CLK_HZ = 50_000_000
 31
 32
 33
          parameter BUS_WID
parameter NAME
parameter CLK_HZ
 34
 35
 36
 37
                input clk,
 38
39
                input reset,
 40
                 // APB Slave to master interface
                input [0:0]
                                                               S_PADDR, // not used (optimised out)
 41
                                                               S_PWRITE,
S_PSELx,
 42
                input
 43
                input
                                                               S_PENABLE
 44
                input
 45
                input [0:0]
                                                               S_PWDATA,
 46
                // prdata not used
 47
                output [0:0]
                                                               S_PRDATA,
 49
                output
                                                               S PREADY
 50
                 // watchdog reset, active high
 51
 52
                                                               wdreset
          );
 53
                //assign S_PRDATA = (S_PSELx & S_PENABLE) ? gpio : 16'h0000; assign S_PREADY = (S_PSELx & S_PENABLE) ? 1'b1 : 1'b0;
 54
 55
 56
                                      = (S_PSELx & S_PENABLE & S_PWRITE);
 57
                // countdown timer
 58
 59
                reg ['clog2(CLK_HZ)-1:0] timer = CLK_HZ;
 60
 61
                wire w_wdreset = (timer == 0);
 62
                // infer a register to aid timing
initial wdreset = 0;
 63
 64
                always @(posedge clk)
wdreset <= w_wdreset;
 65
 66
 67
                always @(posedge clk)
 68
                      if (we) begin
 69
                            $display($time, "\t\%s <= RESET", NAME);
timer <= CLK_HZ;</pre>
 70
 71
                      timer <= timer - 1;
end</pre>
 72
 73
74
 75
           endmodule
 76
77
          module timer_apb # (
         parameter CLK_HZ = 50_000_000
) (
 78
 79
                input clk,
 80
                input reset.
 81
 82
 83
                input clk_en,
 84
                // 0 16-bit value R/W
 85
                // 1 16-bit control R
// 2 16-bit prescaler
input [1:0]
                                                 b0 = start, b1 = reset
 87
                                                              S PADDR.
 88
 89
 90
                input
                                                               S PWRITE.
                                                              S_PSELx,
S_PENABLE,
S_PWDATA,
 91
                input
 92
                input
 93
                               [`DATA_WIDTH-1:0]
                input
 94
                output reg [`DATA_WIDTH-1:0]
                                                               S_PRDATA,
 95
 96
                                                              S_PREADY.
                output
                output out,
output [`DATA_WIDTH-1:0] int_data
 98
 99
100
          );
                101
102
103
104
105
                reg [`DATA_WIDTH-1:0] r_counter = 0;
reg [`DATA_WIDTH-1:0] r_load = 0;
reg [`DATA_WIDTH-1:0] r_pres = 0;
reg [`DATA_WIDTH-1:0] r_ctrl = 0;
106
107
108
109
110
                localparam CTRL_START = 0;
localparam CTRL_RESET = 1;
localparam CTRL_INT = 2;
111
112
113
114
                localparam ADDR_LOAD = 2'b00;
localparam ADDR_CTRL = 2'b01;
localparam ADDR_PRES = 2'b10;
115
116
117
118
                always @(*) begin
119
```

```
120
                         S_PRDATA = 0;
121
                         if (en)
                                case(S_PADDR)
122
                                      ADDR_LOAD: S_PRDATA = r_counter;
ADDR_CTRL: S_PRDATA = r_ctrl;
//ADDR_CTRL: S_PRDATA = r_pres;
default: S_PRDATA = 0;
123
124
125
126
127
                                endcase
128
                  end
                  // prescaler counts from r_pres to 0, emitting a stb signal
// to enable the r counter stan
129
130
                  // to enable the r_counter step
reg ['DATA_WIDTH-1:0] r_pres_counter = 0;
wire counter_en = (r_pres_counter == 0);
always @(posedge clk)
    if (r_pres_counter == 0)
131
132
133
134
                               r_pres_counter <= r_pres;
136
                         else
137
                               r_pres_counter <= r_pres_counter - 1;</pre>
138
139
140
                  always @(posedge clk)
                         if (we)
141
                                case(S_PADDR)
142
                                      // Write to the load regi:
// Set load register
// Set counter register
ADDR_LOAD: begin
<= S
143
                                           Write to the load register:
144
145
146
                                            r_load <= S_PWDATA;
r_counter <= S_PWDATA;
$display($time, "\ttimr0: WRITE LOAD: %h", S_PWDATA);
                                            r_load
147
148
149
150
                                      ADDR_CTRL: begin
    r ctrl <= S PWDATA:</pre>
151
152
                                            $\frac{1}{2} \text{display($time, "\t\ttimr0: WRITE CTRL: \h", S_PWDATA);}
153
154
                                      ADDR_PRES: begin
r_pres <= S_PWDATA;
155
156
157
                                            $display($time, "\t\ttimr0: WRITE PRES: %h", S_PWDATA);
158
                                      end
                               endcase
159
                         else
160
                                if (r_ctrl[CTRL_START]) begin
161
                                      if (r_counter == 0)
    r_counter <= r_load;</pre>
162
163
                               else if(counter_en)
    r_counter <= r_counter -1;
end else if (r_ctrl[CTRL_RESET])
    r_counter <= r_load;
164
166
167
168
                  // generate the output pulse when r_counter == 0
// out = (counter reached zero & counter started)
assign out = (r_counter == 0) && r_ctrl[CTRL_START]; // && r_ctrl[CTRL_INT];
assign int_data = {`DATA_WIDTH{1'b1}};
170
171
172
173
            endmodule
174
175
            // APB wrapped programmable umicro16_bram
176
           module vmicro16_bram_prog_apb # (
parameter BUS_WIDTH = 16,
parameter MEM_WIDTH = 16,
177
178
179
                                                      = 64,
= 0,
                  parameter MEM_DEPTH
180
                  parameter APB_PADDR
parameter USE_INITS
181
                                                      = 0,
= "BRAMPROG",
182
                  parameter NAME
183
                  parameter CORE_ID
184
                                                       = 0
           ) (
185
                  input clk,
186
                  input reset,
187
188
                   // APB Slave to master interface
                  input ['clog2(MEM_DEPTH)-1:0] S_PADDR, input S_PWRITE,
189
190
191
                  input
192
                  input
                                                                       S_PENABLE,
                             [BUS_WIDTH-1:0]
                                                                       S PWDATA.
193
                  input
194
                  output [BUS_WIDTH-1:0]
                                                                       S_PRDATA,
195
196
197
                   // interface to program the instruction memory
input ['clog2('DEF_MEM_INSTR_DEPTH)-1:0] addr,
input ['DATA_WIDTH-1:0] data,
198
199
200
                  input
201
                  input
                                                                                             we.
202
                  input
203
           );
                  wire [MEM_WIDTH-1:0] mem_out;
204
205
                  assign S_PRDATA = (S_PSELx & S_PENABLE) ? mem_out : 16'h0000; assign S_PREADY = (S_PSELx & S_PENABLE) ? 1'b1 : 1'b0;
206
207
208
                  wire s_we = (S_PSELx & S_PENABLE & S_PWRITE);
209
```

```
210
211
212
213
214
             vmicro16_bram # (
                              (MEM_WIDTH), (MEM_DEPTH), ("BRAMPROG"),
               .MEM_WIDTH .MEM_DEPTH
215
216
                 .NAME
.USE_INITS
217
                               (0),
218
                               (-1)
219
                 .CORE_ID
            ) bram_apb (
220
                               (clk),
221
                 .clk
                              (reset),
222
                 .reset
223
                              (mem_addr),
224
                 .{\tt mem\_addr}
225
                               (mem_data),
                 .mem in
226
                 .mem_we
                               (mem_we),
227
                 .mem_out
                               (mem_out)
        );
endmodule
228
229
231
        // APB wrapped vmicro16_bram
        module vmicro16_bram_apb # (
parameter BUS_WIDTH =
parameter MEM_WIDTH =
232
233
                                     = 16,
234
                                      = 16,
235
            parameter MEM_DEPTH
                                     = 64,
            parameter APB_PADDR
parameter USE_INITS
                                     = 0,
236
                                      = 0,
= "BRAM",
       parameter USE_INIT
parameter NAME
parameter CORE_ID
) (
237
238
                                      = 0
239
240
             input clk,
241
            input reset,
// APB Slave to master interface
242
243
             input ['clog2(MEM_DEPTH)-1:0] S_PADDR,
244
245
             input
246
             input
                                                S PSELx.
                                                S_PENABLE,
247
             input
                   [BUS_WIDTH-1:0]
248
                                                S_PWDATA,
            input
249
             output [BUS_WIDTH-1:0]
250
                                                S PRDATA.
251
                                                S_PREADY
            output
252
        );
253
             wire [MEM_WIDTH-1:0] mem_out;
254
            255
256
257
258
             always Q(*)
259
                 if (S_PSELx && S_PENABLE)
260
261
                      $display($time, "\t\t%s => %h", NAME, mem_out);
262
            always @(posedge clk)
263
                 if (we)
264
                     265
266
267
            vmicro16_bram # (
268
269
                .MEM_WIDTH (MEM_WIDTH),
270
                 .MEM_DEPTH (MEM_DEPTH),
                               (NAME).
271
                 NAME.
                 .USE_INITS
                              (1),
(-1)
272
                 .CORE_ID
273
274
            ) bram_apb (
275
                .clk
                               (clk).
276
                 .reset
                              (reset).
277
                 .mem\_addr
                               (S_PADDR)
278
279
                 .mem_in
                               (S_PWDATA),
280
                 .mem_we
                              (we),
                 .mem out
                              (mem_out)
281
282
283
        endmodule
284
        // Shared memory with hardware monitor (LWEX/SWEX) module vmicro16\_bram\_ex\_apb # (
285
286
            parameter BUS_WIDTH = 16,
parameter MEM_WIDTH = 16,
parameter MEM_DEPTH = 64,
287
288
289
            parameter CORE_ID_BITS = 3,
parameter SWEX_SUCCESS = 16'h0000,
290
291
            parameter SWEX_FAIL
                                    = 16'h0001
292
293
294
             input clk,
295
             input reset,
296
            297
298
299
```

```
300
                                                      S_PWRITE,
301
              input
                                                      S_PSELx,
302
              input
                                                      S_PENABLE,
303
              input
              input [MEM_WIDTH-1:0]
304
                                                      S_PWDATA,
305
306
              output reg [MEM_WIDTH-1:0]
307
                                                      S_PREADY
308
         );
              // exclusive flag checks
wire [MEM_WIDTH-1:0] mem_out;
309
310
                                        swex_success = 0;
311
312
              localparam ADDR_BITS = `clog2(MEM_DEPTH);
313
314
315
              // hack to create a 1 clock delay to S_PREADY
              // for bram to be ready
reg cdelay = 1;
316
317
              always @(posedge clk)
if (S_PSELx)
318
319
                        cdelay <= 0;</pre>
320
321
                   else
322
                        cdelay <= 1;</pre>
323
              //assign S_PRDATA = (S_PSELx & S_PENABLE) ? swex_success ? 16'hF0F0 : 16'h0000; assign S_PREADY = (S_PSELx & S_PENABLE & (!cdelay)) ? 1'b1 : 1'b0;
324
325
              assign we = (S_PSELx & S_PENABLE & S_PWRITE);
326
327
                                 = (S_PSELx & S_PENABLE);
328
329
              // Similar to:
                   http://infocenter.arm.com/help/index.jsp?topic=/com.arm.doc.dui0204f/Cihbghef.html
330
331
              // mem_wd is the CORE_ID sent in bits [18:16]
332
                                                  = `APB_WIDTH -1;
= TOP_BIT_INDEX - 2;
              localparam TOP_BIT_INDEX
333
              localparam PADDR_CORE_ID_MSB
                                                     = PADDR_CORE_ID_MSB - (CORE_ID_BITS-1);
335
              localparam PADDR_CORE_ID_LSB
336
              337
                                                       = S_PADDR[TOP_BIT_INDEX];
= S_PADDR[TOP_BIT_INDEX-1];
= S_PADDR[PADDR_CORE_ID_MSB:PADDR_CORE_ID_LSB];
338
339
              wire
                                            swex
              wire [CORE_ID_BITS-1:0] core_id = S_
// CORE_ID to write to ex_flags register
340
341
              wire [ADDR_BITS-1:0]
                                         mem_addr
                                                           = S_PADDR[ADDR_BITS-1:0];
342
343
              wire [CORE_ID_BITS:0] ex_flags_read;
344
                                            is_locked = |ex_flags_read;
is_locked_self = is_locked && (core_id == (ex_flags_read-1));
345
              wire
346
              wire
347
              // Check exclusive access flags
always @(*) begin
    swex_success = 0;
348
349
350
351
                   if (en)
                        // bug!
if (!swex && !lwex)
352
353
                             swex_success = 1;
354
355
                        else if (swex)
                             if (is_locked && !is_locked_self)
356
                             // someone else has locked it
swex_success = 0;
else if (is_locked && is_locked_self)
357
358
359
360
                                  swex_success = 1;
              end
361
362
363
              always @(*)
364
                   if (swex)
365
                        if (swex_success)
                             S_PRDATA = SWEX_SUCCESS;
366
367
                             S_PRDATA = SWEX_FAIL;
368
369
                   else
370
                        S_PRDATA = mem_out;
371
              wire reg_we = en && ((lwex && !is_locked)
372
                                    || (swex && swex_success));
373
374
              reg [CORE_ID_BITS:0] reg_wd;
always @(*) begin
   reg_wd = {{CORE_ID_BITS}{1'b0}};
375
376
377
378
379
                   if (en)
                        // if wanting to lock the addr
380
                        if (lwex)
381
                             // and not already locked
382
                             reg_wd = (core_id + 1);
                             if (!is_locked) begin
383
384
385
                        else if (swex)
386
387
                             if (is_locked && is_locked_self)
                                  reg_wd = {{CORE_ID_BITS}{1'b0}};
388
              end
389
```

```
390
              // Exclusive flag for each memory cell
vmicro16_bram # (
391
392
                    .MEM_WIDTH
                                   (CORE_ID_BITS + 1),
393
394
                    .MEM_DEPTH
                                   (MEM_DEPTH),
                    .USE_INITS
.NAME
395
                                   (0),
396
                                   ("rexram")
397
               ) ram_exflags (
398
                   .clk
                                   (clk),
399
                    .reset
                                   (reset),
400
                                   (mem_addr),
                    .mem addr
401
402
                    .mem_in
                                   (reg_wd),
403
                    .mem_we
                                   (reg_we),
404
                    .mem_out
                                   (ex_flags_read)
              ):
405
406
407
               always @(*)
                    if (S_PSELx && S_PENABLE)
$display($time, "\t\tBRAMex[%h] READ %h\tCORE: %h"
408
409
                              mem_addr, mem_out, S_PADDR[16 +: CORE_ID_BITS]);
410
411
412
               always @(posedge clk)
                    if (we)
413
                         $display($time, "\t\tBRAMex[%h] WRITE %h\tCORE: %h"
414
                              mem_addr, S_PWDATA, S_PADDR[16 +: CORE_ID_BITS]);
415
416
               vmicro16_bram #
417
                    MEM_WIDTH
                                   (MEM_WIDTH),
418
                    .MEM_DEPTH
                                   (MEM_DEPTH),
419
                                   (0),
("BRAMexinst")
420
                    .USE_INITS
421
                    .NAME
               ) bram_apb (
422
423
                   .clk
                                   (clk),
                                   (reset),
424
                    .reset
425
                    .mem_addr
                                   (mem addr).
426
                                   (S_PWDATA),
427
                    .{\tt mem\_in}
                                   (we && swex_success),
428
                    .mem_we
429
                    .mem_out
                                   (mem_out)
         );
endmodule
430
431
432
         // Simple APB memory-mapped register set
module vmicro16_regs_apb # (
    parameter BUS_WIDTH = 16,
433
434
435
                                                  = 16,
436
               parameter DATA_WIDTH
                                                  = 8,
              parameter CELL_DEPTH = 8,
parameter PARAM_DEFAULTS_RO = 0,
437
438
439
              parameter PARAM_DEFAULTS_R1 = 0
440
         ) (
              input clk,
input reset,
// APB Slave to master interface
441
442
443
444
               input [`clog2(CELL_DEPTH)-1:0] S_PADDR,
445
               input
                                                       S_PWRITE,
                                                       S_PSELx,
446
               input
447
                                                        S_PENABLE,
               input
                      [DATA_WIDTH-1:0]
448
               input
                                                       S_PWDATA,
449
               output [DATA_WIDTH-1:0]
                                                       S_PRDATA,
450
451
                                                       S_PREADY
452
         );
               wire [DATA_WIDTH-1:0] rd1;
453
454
              assign S_PRDATA = (S_PSELx & S_PENABLE) ? rd1 : 16'h0000;
assign S_PREADY = (S_PSELx & S_PENABLE) ? 1'b1 : 1'b0;
assign reg_we = (S_PSELx & S_PENABLE & S_PWRITE);
455
456
457
               assign reg_we
458
459
               always @(*)
460
                    if (reg_we)
                         $display($time, "\t\tREGS_APB[%h] <= %h",
S_PADDR, S_PWDATA);</pre>
461
462
463
464
               always @(*)
                     rassert(reg_we == (S_PSELx & S_PENABLE & S_PWRITE))
465
466
               vmicro16_regs # (
467
468
                   .CELL_DEPTH
                                             (CELL_DEPTH),
                    .CELL_WIDTH (DATA_WIDTH),
.PARAM_DEFAULTS_RO (PARAM_DEFAULTS_RO),
469
470
                    .PARAM_DEFAULTS_R1 (PARAM_DEFAULTS_R1)
471
472
               ) regs_apb (
                   .clk
473
                              (clk)
                    .reset (reset).
474
                    // port
475
                              (S_PADDR),
476
                    .rs1
                    .rd1
                              (rd1),
477
478
                    .we
                              (reg_we),
```

```
479
                          .ws1
                                       (S_PADDR)
480
                          .wd
                                       (S PWDATA)
                          // port 2 unconnected //.rs2 (),
481
482
                          //.rd2
            );
endmodule
484
485
486
           // Simple GPIO write only peripheral
module vmicro16_gpio_apb # (
    parameter BUS_WIDTH = 16,
    parameter DATA_WIDTH = 16,
487
488
489
490
                                                   = 8,
= "GPIO"
491
                   parameter PORTS
                   parameter NAME
492
493
                   input clk,
                   input reset,
// APB Slave to master interface
495
496
                                                                        S_PADDR, // not used (optimised out)
                   input [0:0]
497
498
                                                                         S_PWRITE,
                   input
499
                   input
                                                                        S_PSELx,
                                                                         S_PENABLE,
500
                   input
                             [DATA_WIDTH-1:0]
501
                                                                        S_PWDATA,
                   input
502
                   output [DATA_WIDTH-1:0]
                                                                        S_PRDATA,
S_PREADY,
503
504
                   output
505
                   output reg [PORTS-1:0]
                                                                        gpio
506
            );
                   assign S_PRDATA = (S_PSELx & S_PENABLE) ? gpio : 16'h0000; assign S_PREADY = (S_PSELx & S_PENABLE) ? 1'b1 : 1'b0; assign ports_we = (S_PSELx & S_PENABLE & S_PWRITE);
507
508
509
510
                  always @(posedge clk)
   if (reset)
      gpio <= 0;
else if (ports_we) begin
      $display($time, "\t\%s <= %h", NAME, S_PWDATA[PORTS-1:0]);
      gpio <= S_PWDATA[PORTS-1:0];</pre>
511
512
513
514
515
516
                          end
517
            endmodule
```

E.3 Assembly Compiler Listing

The following python3 program is a text assembly to hex compiler for the Vmicro16's instruction. Users can include the compiled hex-stream in their SoC design by using \$readmemh on the file into the instruction memories (mem_instr or instr_rom_apb (shared)).

All assembly programs shown in this report can be compiled by this compiler.

Usage: python3 asm.py <filename.s> Outputs: asm.s.hex file in the PWD.

```
import sys
2
            import math
3
            import argparse
5
            parser = argparse.ArgumentParser(description='Parse assembly into vmicro16 instruction words.')
6
            parser.add_argument('fname', metavar='fname', type=str, help="Filename containing assembly text")
args = parser.parse_args()
8
            print(args.fname)
10
            # Match lines using regex
11
12
            import re
           import re
r_comment = re.compile("//.*")
r_label = re.compile("(\w+):")
r_instr_rr = re.compile("\s+(\w+)\s+r(\d),\s+r(\d)")
r_instr_ri = re.compile("\s+(\w+)\s+r(\d),\s+\frac{\d}{A}-Fa-f0-9]+)")
r_instr_rif = re.compile("\s+(\w+)\s+r(\d),\s+(\w+)")
r_instr_br = re.compile("\s+(\w+)\s+(\w+),\s+\frac{\d}{A}-Fa-f0-9]+)")
r_instr_lw = re.compile("\s+(\w+)\s+r(\d),\s+r(\d) \+ #0x([A-Fa-f0-9]+)")
13
14
15
16
18
19
20
21
            all_labels = []
22
23
24
            num_errors = 0
```

```
25
           class Comment:
26
27
                 pass
 28
           class Label:
   name = ""
   index = -1
 29
 30
 31
 32
           33
 34
 35
                            = 0
 36
                 rs2
 37
                 imm8
                           = 0
= -1
= ""
 38
                 imm5
 39
                 index
 40
                 ref
                 linestr = ""
 41
                 label = None
def __str__(self):
    return str(self.__class__) + ": " + str(self.__dict__)
 42
 43
 44
 45
           def parse_line(1):
    l = 1.rstrip()
    m = r_comment.match(1)
    if m:
 46
47
 48
                      return None
 50
 51
 52
                 m = r_instr_lw.match(1)
                 if m:
r = Instr()
 53
 54
55
                       r.op = m.group(1)
r.rs1 = int(m.group(2))
r.rs2 = int(m.group(3))
r.ims8 = int(m.group(4), 16)
 56
 57
 58
 59
                       r.linestr = 1
 60
                       return r
                 m = r_label.match(1)
 62
63
                 if m:
                      r = Label()
 64
                       r.addra = 0
r.name = m.group(1)
r.linestr = 1
 65
 66
 67
                       return r
 68
 69
                 m = r_instr_r.match(1)
 70
 71
                 if m:
                      r = Instr()
 72
                       r.op = m.group(1)
r.rs1 = int(m.group(2))
r.rs2 = int(m.group(3))
 73
74
 75
 76
                       r.linestr = 1
 77
78
                       return r
 79
                 m = r_instr_ri.match(1)
 80
                       r = Instr()
 81
                       r.op = m.group(1)
r.rs1 = int(m.group(2))
r.imm8 = int(m.group(3), 16)
 82
 83
                       r.linestr = 1
 85
 86
                       return r
 87
                 m = r_instr_br.match(1)
 89
                 if m:
                      r = Instr()
 90
                       r.op = m.group(1)
r.ref = m.group(2)
r.imm8 = int(m.group(3), 16)
r.linestr = 1
 91
 92
 93
 94
 95
                       return r
 96
97
                 m = r_instr_rif.match(1)
                 if m:
r = Instr()
 98
                       r.op = m.group(1)
r.rs1 = int(m.group(2))
r.ref = m.group(3)
r.linestr = 1
100
101
102
103
104
105
                 print("Ignored!: {:s}".format(1))
106
107
108
           def calc_offset(ls):
    lsi = iter(ls)
109
110
                 index = 0
for l in lsi:
112
113
                       if isinstance(1, Instr):
114
```

```
115
                             l.index = index
                             index += 1
116
117
                 lsi = iter(ls)
for l in lsi:
118
119
                       if isinstance(1, Label):
    # set label index = next instr index
120
121
                             n = next(lsi)
122
                             h = hex(lsi)
while(not isinstance(n, Instr)):
    n = next(lsi)
l.index = n.index
n.label = 1
123
124
125
126
127
           def find_str_label(s):
    for l in all_labels:
        if l.name == s:
128
129
130
                             return 1
131
                 return None
132
133
           def cg_replace_labels(xs):
    global num_errors
    # assert all items are of type Instr
    assert(all(isinstance(x, Instr) for x in xs))
134
135
136
137
138
                 i = 0
x = xs[i]
139
141
                 while True:
142
143
                       if x.ref:
144
                              # it might be a label
145
                             label = find_str_label(x.ref)
if label:
146
147
                                   assert(label.index >= 0)
                                   #x.label = label
x.imm8 = label.index
148
149
150
                             else:
                                   label = cg_str_to_imm(x.ref)
if label != None:
151
152
                                         x.imm8 = label
153
154
155
                                         sys.stderr.write("Unknown label '{:s}'".format(x.ref))
156
                                         num_errors += 1
157
                       try:
158
                             i += 1
159
                             x = xs[i]
                       except:
160
                             break
161
162
           def cg_str_to_imm(str):
    global num_errors
163
164
165
                 if str == "BR_U":
                 return 0
elif str == "BR_E":
return 1
elif str == "BR_NE":
166
167
168
169
                       return 2
170
                 elif str == "BR_G":
171
                 return 3
elif str == "BR GE":
172
173
                       return 4
174
175
                 elif str == "BR_L":
                 return 5
elif str == "BR_LE":
176
177
                 return 6 elif str == "BR_S":
178
179
                 return 7
elif str == "BR_S":
180
181
182
                       return 8
                 else:
183
                       sys.stderr.write("cg_str_to_imm for {:s} not implemented!".format(str))
184
                       num_errors += 1
185
186
                       return None
187
           def cg(xs):
188
                 global num_errors
                 # assert all items are of type Instr
assert(all(isinstance(x, Instr) for x in xs))
190
191
193
                 binstr = []
                 for x in xs:

#print("Cg for {:s}".format(x.op))
194
195
                       op = 0
if x.op == "movi":
197
                             op |= 0b00101 << 11
op |= x.rs1 << 8
198
199
                             op |= x.imm8 << 0
200
                       binstr.append(op)
elif x.op == "mov":
    op |= 0b00100 << 11
    op |= x.rs1 << 8
201
202
203
204
```

```
205
                                             op |= x.rs2 << 5
                                   binstr.append(op)
elif x.op == "mult":
    op |= 0b01011 << 11
206
207
208
                                            op |= x.rs1 << 8
op |= x.rs2 << 5
209
210
                                   op |= x.rs2 << 5
binstr.append(op)
elif x.op == "lshft":
    op |= 0b00011 << 11
    op |= x.rs1 << 8
    op |= x.rs2 << 5
    op |= 0b00100
    binstr.append(--)</pre>
211
212
213
214
215
216
                                   binstr.append(op)
elif x.op == "rshft":
    op |= 0b00011 << 11
218
219
                                            op |= x.rs1 << 8
op |= x.rs2 << 5
op |= 0b00101
220
221
222
                                  op |= UDUUIU1
binstr.append(op)
elif x.op == "xor":
    op |= 0b00011 << 11
    op |= x.rs1 << 8
    op |= x.rs2 << 5
    op |= 0b00001</pre>
223
224
226
227
228
                                   binstr.append(op)
elif x.op == "nop":
    op = 0x0000
229
231
                                   op = 0x0000
binstr.append(op)
elif x.op == "add":
    op |= 0b00110 << 11
    op |= x.rs1 << 8
    op |= x.rs2 << 5
    op |= 0b11111 << 0;</pre>
232
233
234
235
236
237
                                   binstr.append(op)
elif x.op == "addi":
    op |= 0b00110 << 11
238
239
240
                                            op |= x.rs1 << 8
op |= x.rs2 << 5
241
242
243
                                             op |= x.imm8 << 0
                                   binstr.append(op)
elif x.op == "subi":
    op |= 0b00111 << 11
    op |= x.rs1 << 8
    op |= x.rs2 << 5
244
245
246
247
248
                                            op |= x.imm8 << 0
249
                                   binstr.append(op)
elif x.op == "sub":
    op |= 0b00110 << 11
    op |= x.rs1 << 8</pre>
250
252
253
                                            op |= x.rs2 << 5
op |= 0b10000 << 0;
254
255
256
                                             binstr.append(op)
                                   elif x.op == "setc":

op |= 0b01010 << 11

op |= x.rs1 << 8
257
258
259
                                             op |= x.imm8
260
                                   binstr.append(op)
elif x.op == "br":
op |= 0b01000 << 11
261
262
263
                                            op |= x.rs1 << 8
op |= x.imm8 << 0
264
265
                                   binstr.append(op)
elif x.op == "cmp":
    op |= 0b01001 << 11
    op |= x.rs1 << 8
    op |= x.rs2 << 5
    binstr.append(--)
266
267
268
269
270
                                   binstr.append(op)
elif x.op == "lw":
    op |= 0b00001 << 11
    op |= x.rs1 << 8
    op |= x.rs2 << 5</pre>
271
273
274
275
                                             assert(x.imm8 >= -16 and x.imm8 <= 15)
276
277
                                             op |= x.imm8 << 0
278
279
                                            binstr.append(op)
E x.op == "sw":
                                  280
281
282
283
                                            op |= x.imm8 << 0
284
                                             binstr append(op)
285
                                   elif x.op == "ha
op = 0x0001
286
287
                                            binstr.append(op)
288
                                   elif x.op == "in
op = 0x0002
289
290
                                   binstr.append(op)
elif x.op == "lwex":
op |= 0b01101 << 11
291
292
```

```
op |= x.rs1 << 8
op |= x.rs2 << 5
295
                              assert(x.imm8 >= -16 and x.imm8 <= 15)
296
                              op |= x.imm8 << 0
297
                              binstr.append(op)
                       elif x.op == "swex":

op |= 0b01110 << 11

op |= x.rs1 << 8

op |= x.rs2 << 5
299
300
301
303
                             assert(x.imm8 >= -16 and x.imm8 <= 15)
                              op |= x.imm8 << 0
304
                              binstr.append(op)
305
                             sys.stderr.write("Cg for '{:s}' not implemented!".format(x.op))
307
308
                             num_errors += 1
309
310
                        # check op fits within 16-bits
                       assert((op \geq= 0x0000) and (op <= 0xFFFF))
311
312
313
                 return binstr
314
           with open(args.fname, "r") as f:
    # Apply a structure to each line
lines = list(map(parse_line, f.readlines()))
315
316
317
                 # Removes empty information
lines = list(filter(lambda x: x != None, lines))
318
319
                  # Calculates instruction offsets
320
                 calc_offset(list(lines))
321
322
                 all_instr = list(filter(lambda x: isinstance(x, Instr), lines))
all_labels = list(filter(lambda x: isinstance(x, Label), lines))
323
324
                 print("\nFound {:d} LABELS".format(len(all_labels)))
print("Found {:d} INSTR".format(len(all_instr)))
327
328
                 print("\nReplacing labels...")
cg_replace_labels(all_instr)
329
330
331
                  # Write hex words to verilog memh file
332
                 # write hew words to berietly memin file
binstr = cg(all_instr)
# Ensure instructions fit within the instruction memory size 64/4096
assert(len(binstr) <= 64)
assert(len(binstr) <= 4096)
334
335
336
337
338
                 print("\n{:s} produces:".format(args.fname))
339
                  with open("asm.s.hex", "w") as out:
for i, b in enumerate(binstr):
340
                             if all_instr[i].label:
    print("{:s}:".format(all_instr[i].label.name))
print("\t{:x}\t{:s}\t\t{:04x}".format(i, all_instr[i].linestr, b), end = '')
342
343
344
345
                       out.write("{:04x}\n".format(b))
print("\nWritten asm.s.hex file!")
347
348
349
                       print("\nERRORS {:d}".format(num_errors))
351
```

E.4 Text Compiler Listing

A text-based programming language compiler was also used to write high-level software code for the Vmicro16 processor. The PRCO304 [11] compiler was extended to support the Vmicro16 instruction set architecture and some extra language features (arrays, inline assembly, pointer writing, etc.). However, the compiler ended up not being not used.

The code changes to extend the compiler are available as a .patch for users to patch the compiler themselves. The patch is available from: https://github.com/bendl/vmicro16/tree/master/sw/patch.

Code files are found in sw/demos/prco/*.prco.