

Multi-core RISC Processor Design and Implementation

(Rev. 2.02)

ELEC5881M - Final Report

Ben David Lancaster

Student ID: 201280376

Submitted in accordance with the requirements for the degree of
Master of Science (MSc)
in Embedded Systems Engineering

Supervisor: Dr. David Cowell

Assessor: Mr David Moore

University of Leeds
School of Electrical and Electronic Engineering

July 24, 2019

Word count: 4689

Abstract

This interim report details the 4-month progress on a project to design, implement, and verify, a multi-core FPGA RISC processor. The project has been split into two stages: firstly to build a functional single-core RISC processor, and then secondly to add multiprocessor principles and functionality to it.

Current multiprocessor and network-on-chip communication methods have been discussed and how they could be included in this multi-core RISC design. To-date, a 16-bit instruction set architecture has been designed featuring common load/store instructions, comparison, and bitwise operations. A single-core processor has been implemented in Verilog and verified using simulations/test benches running various simple software programs.

Future tasks have been planned and will focus on the second stage of the project. Work will start on designing a loosely coupled multiprocessor communication interface and bringing them to the single-core processor.

Revision History

Date	Version	Changes
10/04/2019	2.02	Update future stages.
05/04/2019	2.01	Fix processor RTL diagram.
04/04/2019	2.00	Initial processor RTL diagram.
01/04/2019	1.00	Initial section outline.

Document revisions.

Declaration of Academic Integrity

The candidate confirms that the work submitted is his/her own, except where work which has formed part of jointly-authored publications has been included. The contribution of the candidate and the other authors to this work has been explicitly indicated in the report. The candidate confirms that appropriate credit has been given within the report where reference has been made to the work of others.

This copy has been supplied on the understanding that no quotation from the report may be published without proper acknowledgement. The candidate, however, confirms his/her consent to the University of Leeds copying and distributing all or part of this work in any forms and using third parties, who might be outside the University, to monitor breaches of regulations, to verify whether this work contains plagiarised material, and for quality assurance purposes.

The candidate confirms that the details of any mitigating circumstances have been submitted to the Student Support Office at the School of Electronic and Electrical Engineering, at the University of Leeds.

Name: Ben David Lancaster

Date: July 24, 2019

Table of Contents

1	Memory Mapping	5
1.1	Memory Map	6
1.2	Special Registers	7
2	Interrupts	8
2.1	Why Interrupts?	8
2.2	Hardware Implementation	8
2.2.1	Context Switching	8
2.3	Software Interface	9
2.3.1	Interrupt Vector (0x0100-0x0107)	9
2.3.2	Interrupt Mask (0x0108)	9
2.3.3	Software Example	10
2.4	Design Improvements	10
3	Peripherals	11
3.1	GPIO Interface	11
3.2	Timer with Interrupt	11
3.3	UART Interface	11
4	System-on-Chip Layout	12
5	Interconnect	13
5.1	Introduction	13
5.2	Overview	13
5.2.1	Design Considerations	14
5.3	Interconnect Interface	14
5.3.1	Master to Slave Interface	14
5.3.2	Variable Core Support	14
5.4	Shared Bus Arbitration	14
6	Analysis & Results	16
	Appendices	17

A	Configuration Options	17
A.1	SoC Options	17
A.2	Core Options	17
A.3	Peripheral Options	18
B	Code Listing	19
B.1	top_ms.v	19

Chapter 1

Memory Mapping

1.1	Memory Map	6
1.2	Special Registers	7

The Vmicro16 processor uses a memory-mapping scheme to communicate with peripherals and other cores.

1.1 Memory Map




Figure 1.1: Memory map showing addresses of various memory sections.

1.2 Special Registers

From the software perspective, it is important for both the developer and software algorithms to know the target system's architecture to better utilise the resources available to them. Software written for one architecture with N cores must also run on an architecture with M cores. To enable such portability, the software must query the system for information such as: number of processor cores and the current core identifier. Without this information, the developer would be required to produce software for each individual architecture (e.g. an Intel i5 with 4 cores or an Intel i7 with 8 cores, or an NVIDIA GTX 970 with.

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
								CORE_ID								0080	R
								NUM_CORES								0081	R
SHARED_MEMORY cells (default 4096)																0082	R
								NUM_PERIPHERALS								0083	R
User defined																0084	RW
⋮																	
User defined																008F	RW

Figure 1.2: Vmicro16 Special Registers layout (0x0080 - 0x008F).

Chapter 2

Interrupts

2.1	Why Interrupts?	8
2.2	Hardware Implementation	8
2.2.1	Context Switching	8
2.3	Software Interface	9
2.3.1	Interrupt Vector (0x0100-0x0107)	9
2.3.2	Interrupt Mask (0x0108)	9
2.3.3	Software Example	10
2.4	Design Improvements	10

This section describes the design, considerations, and implementation, of interrupt functionality within the Vmicro16 processor.

2.1 Why Interrupts?

Interrupts are used to enable asynchronous behaviour within a processor.

Interrupts are commonly used to signal actions from asynchronous sources, for example an input button or from a UART receiver signalling that data has been received.

2.2 Hardware Implementation

2.2.1 Context Switching

When acting upon an incoming interrupt the current state the processor must be saved so that changes from the interrupt handler, such as register writes and branches, do not affect the current state. After the interrupt handler function signals it has finished (by using the *Interrupt Return* `intr` instruction) the saved state is restored. In the case of the Vmicro16 processor, the program counter `r_pc[15:0]` and register set `regs` instance are the only states that are saved. Going forth, the terms *normal mode* and *interrupt mode* are used to describe what registers the processor should use when executing instructions.

When saving the state, to avoid clocking 128 bits (8 registers of 16 bits) into another register (which would increase timing delays and logic elements), a dedicated register set for the interrupt mode (`regs_isr`) is multiplexed with the normal mode register set (`regs`). Then depending on

the mode (identified by the register `regs_use_int`) the processor can easily switch between the two large states without significantly affecting timing.

The timing diagram in Figure 2.1 visually describes this process.



Figure 2.1: Time diagram showing the TIMR0 peripheral emitting a 1us periodic interrupt signal (out) to the processor. The processor acknowledges the interrupt (int_pending_ack) and enters the interrupt mode (regs_use_int) for a period of time. When the interrupt handler reaches the Interrupt Return instruction (indicated by w_intr) the processor returns to normal mode and restores the normal state.

2.3 Software Interface

To enable software to




Figure 2.2: The interrupt vector consists of eight 16-bit values that point to memory addresses of the instruction memory to jump to.

2.3.1 Interrupt Vector (0x0100-0x0107)

The interrupt vector is a per-core register that is used to store the addresses of interrupt handlers. An interrupt handler is simply a software function residing in instruction memory that is branched to when a particular interrupt is received.

2.3.2 Interrupt Mask (0x0108)

The interrupt mask is a per-core register that is used to mask/listen specific interrupt sources. This enables processing cores to individually select which interrupts they respond to. This allows for multi-processor designs where each core can be used for a particular interrupt source,




Figure 2.3: Interrupt Mask register (0x0108). Each bit corresponds to an interrupt source. 1 signifies the interrupt is enabled for/visible to the core. Bits [7:2] are left to the designer to assign.

improving the time response to the interrupt for time critical programs. The Interrupt Mask register is an 8-bit read/write register where each bit corresponds to a particular interrupt source and each bit corresponds with the interrupt handler in the interrupt vector.

2.3.3 Software Example

To better understand the usage of the described interrupt registers, a simple software program is described below. The following software program produces a simple and power efficient routine to initialise the interrupt vector and interrupt mask.

```

1 entry:
2   // Set interrupt vector at 0x100
3   // Move address of isr0 function to vector[0]
4   movi    r0, isr0
5   // create 0x100 value by left shifting 1 8 bits
6   movi    r1, #0x1
7   movi    r2, #0x8
8   lshift  r1, r2
9   // write isr0 address to vector[0]
10  sw      r0, r1
11
12  // enable all interrupts by writing 0x0f to 0x108
13  movi    r0, #0x0f
14  sw      r0, r1 + #0x8
15  halt    // enter low power idle state
16
17 isr0:
18  movi    r0, #0xff // arbitrary name
19  intr    // do something
20  // return from interrupt

```

A more complex example software program utilising interrupts and the TIMR0 interrupt is described in section ??.

2.4 Design Improvements

The hardware and software interrupt design have changed throughout the projects cycle. In initial versions of the interrupt implementation, the software program, while waiting for an interrupt, would be in a tight infinite loop (branching to the same instruction). This resulted in the processor using all pipeline stages during this time. The pipeline stages produce many logic transitions and memory fetches which raise power consumption and temperatures. This is quite noticeable especially when running on the Spartan-6 LX9 FPGA.

To improve this, it was decided to implement a new state within the processor's state machine that, when entered, did not produce high frequency logic transitions or memory fetches. The HALT instruction was modified to enter this state and the only way to leave is from an interrupt or top-level reset. This removes the need for a software infinite loop that produces high frequency logic transitions (decoding, ALU, register reads, etc.) and memory fetches.

Chapter 3

Peripherals

3.1	GPIO Interface	11
3.2	Timer with Interrupt	11
3.3	UART Interface	11

3.1 GPIO Interface

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
GPIO0 Output																0090 RW
GPIO1 Output																0091 RW
GPIO1 Input																0092 R

3.2 Timer with Interrupt

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
Load Value																0200 RW
													I	R	S	0201 W
Prescaler																0202 W

3.3 UART Interface

15	8	7	1	0		
			Transmit Data		00A0 W	
			Receive Data		00A1 R	
				E	I	00A2 R/W

Chapter 4

System-on-Chip Layout

The Vmicro16 processor uses



Figure 4.1:


Chapter 5

Interconnect

5.1	Introduction	13
5.2	Overview	13
5.2.1	Design Considerations	14
5.3	Interconnect Interface	14
5.3.1	Master to Slave Interface	14
5.3.2	Variable Core Support	14
5.4	Shared Bus Arbitration	14

5.1 Introduction

5.2 Overview



natoque penatibus et magnis dis parturient montes, nascetur ridiculus mus. Aliquam tincidunt urna. Nulla ullamcorper vestibulum turpis. Pellentesque cursus luctus mauris.

Chapter 6

Analysis & Results

Appendix A

Configuration Options

A.1 SoC Options	17
A.2 Core Options	17
A.3 Peripheral Options	18
B.1 top_ms.v	19

The following configuration options are defined in `vmicro16_soc_config.v`.

A.1 SoC Options

Macro	Default	Purpose
CORES	4	Number of CPU cores in the SoC
SLAVES	7	Number of peripherals

Table A.1: SoC Configuration Options

A.2 Core Options

Macro	Default	Purpose
DATA_WIDTH	16	Width of CPU registers in bits
DEF_CORE_HAS_INSTR_MEM	//	Enable a per core instruction memory cache
DEF_MEM_INSTR_DEPTH	64	Instruction memory cache per core
DEF_MEM_SCRATCH_DEPTH	64	RW RAM per core
DEF_ALU_HW_MULT	1	Enable/disable HW multiply (1 clock)
FIX_T3	//	Enable a T3 state for the APB transaction

Table A.2: Core Options

A.3 Peripheral Options

Macro	Default	Purpose
APB_WIDTH		AMBA APB PADDR signal width
APB_PSELX_GPIO0	0	GPIO0 index
APB_PSELX_UART0	1	UART0 index
APB_PSELX_REGS0	2	REGS0 index
APB_PSELX_BRAM0	3	BRAM0 index
APB_PSELX_GPIO1	4	GPIO1 index
APB_PSELX_GPIO2	5	GPIO2 index
APB_PSELX_TIMR0	6	TIMR0 index
APB_BRAM0_CELLS	4096	Shared memory words
DEF_MMU_TIM0_S	16'h0000	Per core scratch memory start/end address
DEF_MMU_TIM0_E	16'h007F	"
DEF_MMU_SREG_S	16'h0080	Per core special registers start/end address
DEF_MMU_SREG_E	16'h008F	"
DEF_MMU_GPIO0_S	16'h0090	Shared GPIO0 start/end address
DEF_MMU_GPIO0_E	16'h0090	"
DEF_MMU_GPIO1_S	16'h0091	"
DEF_MMU_GPIO1_E	16'h0091	"
DEF_MMU_GPIO2_S	16'h0092	"
DEF_MMU_GPIO2_E	16'h0092	"
DEF_MMU_UART0_S	16'h00A0	Shared UART start/end address
DEF_MMU_UART0_E	16'h00A1	"
DEF_MMU_REGS0_S	16'h00B0	Shared registers start/end address
DEF_MMU_REGS0_E	16'h00B7	"
DEF_MMU_BRAM0_S	16'h1000	Shared memory with global monitor start/end address
DEF_MMU_BRAM0_E	16'h1FFF	"
DEF_MMU_TIMR0_S	16'h0200	Shared timer peripheral start/end address
DEF_MMU_TIMR0_E	16'h0202	"

Table A.3: Peripheral Options

Appendix B

Code Listing

B.1 top_ms.v

The top level implementation file is described here.

```
1  //
2  //
3
4  `include "vmicro16_soc_config.v"
5  `include "clog2.v"
6  `include "formal.v"
7
8  // APB wrapped vmicro16_bram
9  module vmicro16_bram_apb # (
10     parameter BUS_WIDTH    = 16,
11     parameter MEM_WIDTH    = 16,
12     parameter MEM_DEPTH    = 64,
13     parameter APB_PADDR    = 0,
14     parameter USE_INITS    = 0,
15     parameter NAME         = "BRAM",
16     parameter CORE_ID      = 0
17 ) (
18     input  clk,
19     input  reset,
20     // APB Slave to master interface
21     input  [`clog2(MEM_DEPTH)-1:0] S_PADDR,
22     input                                     S_PWRITE,
23     input                                     S_PSELx,
24     input                                     S_PENABLE,
25     input  [BUS_WIDTH-1:0]          S_PWDATA,
26
27     output [BUS_WIDTH-1:0]          S_PRDATA,
28     output                                     S_PREADY
29 );
30     wire [MEM_WIDTH-1:0] mem_out;
31
32     assign S_PRDATA = (S_PSELx & S_PENABLE) ? mem_out : 16'h0000;
33     assign S_PREADY = (S_PSELx & S_PENABLE) ? 1'b1 : 1'b0;
34     assign we       = (S_PSELx & S_PENABLE & S_PWRITE);
35
36     always @(*)
37         if (S_PSELx && S_PENABLE)
38             $display($time, "\t\t%s => %h", NAME, mem_out);
39
40     always @(posedge clk)
41         if (we)
42             $display($time, "\t\t%s[%h] <= %h", NAME,
43                     S_PADDR, S_PWDATA);
44
45     vmicro16_bram # (
46         .MEM_WIDTH    (MEM_WIDTH),
47         .MEM_DEPTH    (MEM_DEPTH),
48         .NAME         (NAME),
49         .USE_INITS    (1),
50         .CORE_ID      (-1)
51     ) bram_apb (
52         .clk          (clk),
53         .reset        (reset),
54
55         .mem_addr     (S_PADDR),
56         .mem_in       (S_PWDATA),
57         .mem_we       (we),
```

```

59     );
60 endmodule
61
62 module timer_apb # (
63     parameter CLK_HZ = 50_000_000
64 ) (
65     input clk,
66     input reset,
67
68     input clk_en,
69
70     // 0 16-bit value R/W
71     // 1 16-bit control R    b0 = start, b1 = reset
72     // 2 16-bit prescaler
73     input [1:0] S_PADDR,
74
75     input S_PWRITE,
76     input S_PSELx,
77     input S_PENABLE,
78     input [`DATA_WIDTH-1:0] S_PWDATA,
79
80     output reg [`DATA_WIDTH-1:0] S_PRDATA,
81     output S_PREADY,
82
83     output out,
84     output [`DATA_WIDTH-1:0] int_data
85 );
86 //assign S_PRDATA = (S_PSELx & S_PENABLE) ? swex_success ? 16'hFOFO : 16'h0000;
87 assign S_PREADY = (S_PSELx & S_PENABLE) ? 1'b1 : 1'b0;
88 wire en = (S_PSELx & S_PENABLE);
89 wire we = (en & S_PWRITE);
90
91 reg [`DATA_WIDTH-1:0] r_counter = 0;
92 reg [`DATA_WIDTH-1:0] r_load = 0;
93 reg [`DATA_WIDTH-1:0] r_pres = 0;
94 reg [`DATA_WIDTH-1:0] r_ctrl = 0;
95
96 localparam CTRL_START = 0;
97 localparam CTRL_RESET = 1;
98 localparam CTRL_INT = 2;
99
100 localparam ADDR_LOAD = 2'b00;
101 localparam ADDR_CTRL = 2'b01;
102 localparam ADDRPres = 2'b10;
103
104 always @(*) begin
105     S_PRDATA = 0;
106     if (en)
107         case(S_PADDR)
108             ADDR_LOAD: S_PRDATA = r_counter;
109             ADDR_CTRL: S_PRDATA = r_ctrl;
110             //ADDR_CTRL: S_PRDATA = r_pres;
111             default: S_PRDATA = 0;
112         endcase
113 end
114
115 // prescaler counts from r_pres to 0, emitting a stb signal
116 // to enable the r_counter step
117 reg [`DATA_WIDTH-1:0] r_pres_counter = 0;
118 wire counter_en = (r_pres_counter == 0);
119 always @(posedge clk)
120     if (r_pres_counter == 0)
121         r_pres_counter <= r_pres;
122     else
123         r_pres_counter <= r_pres_counter - 1;
124
125 always @(posedge clk)
126     if (we)
127         case(S_PADDR)
128             // Write to the load register:
129             // Set load register
130             // Set counter register
131             ADDR_LOAD: begin
132                 r_load <= S_PWDATA;
133                 r_counter <= S_PWDATA;
134                 $display($time, "\t\ttimr0: WRITE LOAD: %h", S_PWDATA);
135             end
136             ADDR_CTRL: begin
137                 r_ctrl <= S_PWDATA;
138                 $display($time, "\t\ttimr0: WRITE CTRL: %h", S_PWDATA);
139             end
140             ADDRPres: begin
141                 r_pres <= S_PWDATA;
142                 $display($time, "\t\ttimr0: WRITE PRES: %h", S_PWDATA);
143             end
144         endcase
145     else
146         if (r_ctrl[CTRL_START]) begin
147             if (r_counter == 0)
148                 r_counter <= r_load;

```

```

149         else if(counter_en)
150             r_counter <= r_counter -1;
151         end else if (r_ctrl[CTRL_RESET])
152             r_counter <= r_load;
153
154         // generate the output pulse when r_counter == 0
155         // out = (counter reached zero && counter started)
156         assign out = (r_counter == 0) && r_ctrl[CTRL_START]; // && r_ctrl[CTRL_INT];
157         assign int_data = {`DATA_WIDTH{1'b1}};
158     endmodule
159
160     // Shared memory with hardware monitor (LWEX/SWEX)
161
162
163     module vmicro16_bram_ex_apb # (
164         parameter BUS_WIDTH = 16,
165         parameter MEM_WIDTH = 16,
166         parameter MEM_DEPTH = 64,
167         parameter CORE_ID_BITS = 3,
168         parameter SWEX_SUCCESS = 16'h0000,
169         parameter SWEX_FAIL = 16'h0001
170     ) (
171         input clk,
172         input reset,
173
174         // |19 |18 |16 |15 |0|
175         // | LWEX | SWEX | 3 bit CORE_ID | S_PADDR |
176         input [`APB_WIDTH-1:0] S_PADDR,
177
178         input S_PWRITE,
179         input S_PSELx,
180         input S_PENABLE,
181         input [MEM_WIDTH-1:0] S_PWDATA,
182
183         output reg [MEM_WIDTH-1:0] S_PRDATA,
184         output S_PREADY
185     );
186     // exclusive flag checks
187     wire [MEM_WIDTH-1:0] mem_out;
188     reg swex_success = 0;
189
190     localparam ADDR_BITS = `clog2(MEM_DEPTH);
191
192     // hack to create a 1 clock delay to S_PREADY
193     // for bram to be ready
194     reg cdelay = 1;
195     always @(posedge clk)
196         if (S_PSELx)
197             cdelay <= 0;
198         else
199             cdelay <= 1;
200
201     //assign S_PRDATA = (S_PSELx & S_PENABLE) ? swex_success ? 16'hFOFO : 16'h0000;
202     assign S_PREADY = (S_PSELx & S_PENABLE & (!cdelay)) ? 1'b1 : 1'b0;
203     assign we = (S_PSELx & S_PENABLE & S_PWRITE);
204     wire en = (S_PSELx & S_PENABLE);
205
206     // Similar to:
207     // http://infocenter.arm.com/help/index.jsp?topic=/com.arm.doc.dui0204f/Cihbghef.html
208
209     // mem_wd is the CORE_ID sent in bits [18:16]
210     localparam TOP_BIT_INDEX = `APB_WIDTH -1;
211     localparam PADDR_CORE_ID_MSB = TOP_BIT_INDEX - 2;
212     localparam PADDR_CORE_ID_LSB = PADDR_CORE_ID_MSB - (CORE_ID_BITS-1);
213
214     // [LWEX, CORE_ID, mem_addr] from S_PADDR
215     wire lwex = S_PADDR[TOP_BIT_INDEX];
216     wire swex = S_PADDR[TOP_BIT_INDEX-1];
217     wire [CORE_ID_BITS-1:0] core_id = S_PADDR[PADDR_CORE_ID_MSB:PADDR_CORE_ID_LSB];
218     // CORE_ID to write to ex_flags register
219     wire [ADDR_BITS-1:0] mem_addr = S_PADDR[ADDR_BITS-1:0];
220
221     wire [CORE_ID_BITS:0] ex_flags_read;
222     wire is_locked = |ex_flags_read;
223     wire is_locked_self = is_locked && (core_id == (ex_flags_read-1));
224
225     // Check exclusive access flags
226     always @(*) begin
227         swex_success = 0;
228         if (en)
229             // bug!
230             if (!swex && !lwex)
231                 swex_success = 1;
232             else if (swex)
233                 if (is_locked && !is_locked_self)
234                     // someone else has locked it
235                     swex_success = 0;
236                 else if (is_locked && is_locked_self)
237                     swex_success = 1;
238         end
239

```

```

240     always @(*)
241         if (swex)
242             if (swex_success)
243                 S_PRDATA = SWEX_SUCCESS;
244             else
245                 S_PRDATA = SWEX_FAIL;
246         else
247             S_PRDATA = mem_out;
248
249     wire reg_we = en && ((lwex && !is_locked)
250         || (swex && swex_success));
251
252     reg [CORE_ID_BITS:0] reg_wd;
253     always @(*) begin
254         reg_wd = {{CORE_ID_BITS}{1'b0}};
255
256         if (en)
257             // if wanting to lock the addr
258             if (lwex)
259                 // and not already locked
260                 if (!is_locked) begin
261                     reg_wd = (core_id + 1);
262                 end
263             else if (swex)
264                 if (is_locked && is_locked_self)
265                     reg_wd = {{CORE_ID_BITS}{1'b0}};
266     end
267
268     // Exclusive flag for each memory cell
269     vmicro16_bram # (
270         .MEM_WIDTH  (CORE_ID_BITS + 1),
271         .MEM_DEPTH  (MEM_DEPTH),
272         .USE_INITS  (0),
273         .NAME       ("rexram")
274     ) ram_exflags (
275         .clk         (clk),
276         .reset       (reset),
277
278         .mem_addr    (mem_addr),
279         .mem_in      (reg_wd),
280         .mem_we      (reg_we),
281         .mem_out     (ex_flags_read)
282     );
283
284     always @(*)
285         if (S_PSELx && S_PENABLE)
286             $display($time, "\t\tBRAMex[%h] READ %h\tCORE: %h", mem_addr, mem_out, S_PADDR[16 +: CORE_ID_BITS]);
287
288     always @(posedge clk)
289         if (we)
290             $display($time, "\t\tBRAMex[%h] WRITE %h\tCORE: %h", mem_addr, S_PWDATA, S_PADDR[16 +: CORE_ID_BITS]);
291
292     vmicro16_bram # (
293         .MEM_WIDTH  (MEM_WIDTH),
294         .MEM_DEPTH  (MEM_DEPTH),
295         .USE_INITS  (0),
296         .NAME       ("BRAMexinst")
297     ) bram_apb (
298         .clk         (clk),
299         .reset       (reset),
300
301         .mem_addr    (mem_addr),
302         .mem_in      (S_PWDATA),
303         .mem_we      (we && swex_success),
304         .mem_out     (mem_out)
305     );
306 endmodule
307
308 module vmicro16_soc (
309     input clk,
310     input reset,
311
312     //input  uart_rx,
313     output [^APB_GPIO0_PINS-1:0] uart_tx,
314     output [^APB_GPIO0_PINS-1:0] gpio0,
315     output [^APB_GPIO1_PINS-1:0] gpio1,
316     output [^APB_GPIO2_PINS-1:0] gpio2,
317
318     output halt,
319
320     output [^CORES-1:0] dbug0,
321     output [^CORES*8-1:0] dbug1
322 );
323
324     genvar di;
325     generate for(di = 0; di < ^CORES; di = di + 1) begin : gen_dbug0
326         assign dbug0[di] = dbug1[di*8];
327     end
328 endgenerate
329
330     wire [^CORES-1:0] w_halt;

```



```

331     assign halt = &w_halt;
332
333     // Peripherals (master to slave)
334     wire [ `APB_WIDTH-1:0 ] M_PADDR;
335     wire M_PWRITE;
336     wire [ `SLAVES-1:0 ] M_PSELx; // not shared
337     wire M_PENABLE;
338     wire [ `DATA_WIDTH-1:0 ] M_PWDATA;
339     wire [ `SLAVES*`DATA_WIDTH-1:0 ] M_PRDATA; // input to intercon
340     wire [ `SLAVES-1:0 ] M_PREADY; // input
341
342     // Master apb interfaces
343     wire [ `CORES*`APB_WIDTH-1:0 ] w_PADDR;
344     wire [ `CORES-1:0 ] w_PWRITE;
345     wire [ `CORES-1:0 ] w_PSELx;
346     wire [ `CORES-1:0 ] w_PENABLE;
347     wire [ `CORES*`DATA_WIDTH-1:0 ] w_PWDATA;
348     wire [ `CORES*`DATA_WIDTH-1:0 ] w_PRDATA;
349     wire [ `CORES-1:0 ] w_PREADY;
350
351     // Interrupts
352     `ifndef DEF_ENABLE_INT
353     wire [ `DEF_NUM_INT-1:0 ] ints;
354     wire [ `DEF_NUM_INT*`DATA_WIDTH-1:0 ] ints_data;
355     assign ints[7:1] = 0;
356     assign ints_data[ `DEF_NUM_INT*`DATA_WIDTH-1: `DATA_WIDTH ] = { `DEF_NUM_INT*(`DATA_WIDTH-1){1'b0}};
357     `endif
358
359     apb_intercon_s # (
360         .MASTER_PORTS ( `CORES ),
361         .SLAVE_PORTS ( `SLAVES ),
362         .BUS_WIDTH ( `APB_WIDTH ),
363         .DATA_WIDTH ( `DATA_WIDTH ),
364         .HAS_PSELX_ADDR ( 1 )
365     ) apb (
366         .clk ( clk ),
367         .reset ( reset ),
368         // APB master to slave
369         .S_PADDR ( w_PADDR ),
370         .S_PWRITE ( w_PWRITE ),
371         .S_PSELx ( w_PSELx ),
372         .S_PENABLE ( w_PENABLE ),
373         .S_PWDATA ( w_PWDATA ),
374         .S_PRDATA ( w_PRDATA ),
375         .S_PREADY ( w_PREADY ),
376         // shared bus
377         .M_PADDR ( M_PADDR ),
378         .M_PWRITE ( M_PWRITE ),
379         .M_PSELx ( M_PSELx ),
380         .M_PENABLE ( M_PENABLE ),
381         .M_PWDATA ( M_PWDATA ),
382         .M_PRDATA ( M_PRDATA ),
383         .M_PREADY ( M_PREADY )
384     );
385
386     vmicro16_gpio_apb # (
387         .BUS_WIDTH ( `APB_WIDTH ),
388         .DATA_WIDTH ( `DATA_WIDTH ),
389         .PORTS ( `APB_GPIO0_PINS ),
390         .NAME ( "GPIO0" )
391     ) gpio0_apb (
392         .clk ( clk ),
393         .reset ( reset ),
394         // apb slave to master interface
395         .S_PADDR ( M_PADDR ),
396         .S_PWRITE ( M_PWRITE ),
397         .S_PSELx ( M_PSELx[ `APB_PSELX_GPIO0 ] ),
398         .S_PENABLE ( M_PENABLE ),
399         .S_PWDATA ( M_PWDATA ),
400         .S_PRDATA ( M_PRDATA[ `APB_PSELX_GPIO0*`DATA_WIDTH +: `DATA_WIDTH ] ),
401         .S_PREADY ( M_PREADY[ `APB_PSELX_GPIO0 ] ),
402         .gpio ( gpio0 )
403     );
404
405     // GPIO1 for Seven segment displays (16 pin)
406
407     vmicro16_gpio_apb # (
408         .BUS_WIDTH ( `APB_WIDTH ),
409         .DATA_WIDTH ( `DATA_WIDTH ),
410         .PORTS ( `APB_GPIO1_PINS ),
411         .NAME ( "GPIO1" )
412     ) gpio1_apb (
413         .clk ( clk ),
414         .reset ( reset ),
415         // apb slave to master interface
416         .S_PADDR ( M_PADDR ),
417         .S_PWRITE ( M_PWRITE ),
418         .S_PSELx ( M_PSELx[ `APB_PSELX_GPIO1 ] ),
419         .S_PENABLE ( M_PENABLE ),
420         .S_PWDATA ( M_PWDATA ),
421

```

```

422     .S_PRDATA    (M_PRDATA[`APB_PSELX_GPIO1*`DATA_WIDTH +: `DATA_WIDTH]),
423     .S_PREADY    (M_PREADY[`APB_PSELX_GPIO1]),
424     .gpio         (gpio1)
425 );
426
427 // GPIO2 for Seven segment displays (8 pin)
428
429
430 vmicro16_gpio_apb # (
431     .BUS_WIDTH    (`APB_WIDTH),
432     .DATA_WIDTH    (`DATA_WIDTH),
433     .PORTS        (`APB_GPIO2_PINS),
434     .NAME         ("GPIO2")
435 ) gpio2_apb (
436     .clk          (clk),
437     .reset        (reset),
438     // apb slave to master interface
439     .S_PADDR      (M_PADDR),
440     .S_PWRITE     (M_PWRITE),
441     .S_PSELx      (M_PSELx[`APB_PSELX_GPIO2]),
442     .S_PENABLE    (M_PENABLE),
443     .S_PWDATA     (M_PWDATA),
444     .S_PRDATA     (M_PRDATA[`APB_PSELX_GPIO2*`DATA_WIDTH +: `DATA_WIDTH]),
445     .S_PREADY     (M_PREADY[`APB_PSELX_GPIO2]),
446     .gpio         (gpio2)
447 );
448
449 apb_uart_tx # (
450     .DATA_WIDTH    (8),
451     .ADDR_EXP      (4) //2^4 = 16 FIFO words
452 ) uart0_apb (
453     .clk          (clk),
454     .reset        (reset),
455     // apb slave to master interface
456     .S_PADDR      (M_PADDR),
457     .S_PWRITE     (M_PWRITE),
458     .S_PSELx      (M_PSELx[`APB_PSELX_UART0]),
459     .S_PENABLE    (M_PENABLE),
460     .S_PWDATA     (M_PWDATA),
461     .S_PRDATA     (M_PRDATA[`APB_PSELX_UART0*`DATA_WIDTH +: `DATA_WIDTH]),
462     .S_PREADY     (M_PREADY[`APB_PSELX_UART0]),
463     // uart wires
464     .tx_wire      (uart_tx),
465     .rx_wire      (uart_rx)
466 );
467
468 timer_apb timr0 (
469     .clk          (clk),
470     .reset        (reset),
471     // apb slave to master interface
472     .S_PADDR      (M_PADDR),
473     .S_PWRITE     (M_PWRITE),
474     .S_PSELx      (M_PSELx[`APB_PSELX_TIMR0]),
475     .S_PENABLE    (M_PENABLE),
476     .S_PWDATA     (M_PWDATA),
477     .S_PRDATA     (M_PRDATA[`APB_PSELX_TIMR0*`DATA_WIDTH +: `DATA_WIDTH]),
478     .S_PREADY     (M_PREADY[`APB_PSELX_TIMR0])
479     //
480     `ifdef DEF_ENABLE_INT
481     .out           (ints [`DEF_INT_TIMR0]),
482     .int_data      (ints_data[`DEF_INT_TIMR0*`DATA_WIDTH +: `DATA_WIDTH])
483     `endif
484 );
485
486 // Shared register set for system-on-chip info
487 // R0 = number of cores
488
489
490 vmicro16_regs_apb # (
491     .BUS_WIDTH      (`APB_WIDTH),
492     .DATA_WIDTH      (`DATA_WIDTH),
493     .CELL_DEPTH      (8),
494     .PARAM_DEFAULTS_R0 (`CORES),
495     .PARAM_DEFAULTS_R1 (`SLAVES)
496 ) regs0_apb (
497     .clk          (clk),
498     .reset        (reset),
499     // apb slave to master interface
500     .S_PADDR      (M_PADDR),
501     .S_PWRITE     (M_PWRITE),
502     .S_PSELx      (M_PSELx[`APB_PSELX_REGS0]),
503     .S_PENABLE    (M_PENABLE),
504     .S_PWDATA     (M_PWDATA),
505     .S_PRDATA     (M_PRDATA[`APB_PSELX_REGS0*`DATA_WIDTH +: `DATA_WIDTH]),
506     .S_PREADY     (M_PREADY[`APB_PSELX_REGS0])
507 );
508
509 vmicro16_bram_ex_apb # (
510     .BUS_WIDTH      (`APB_WIDTH),
511     .MEM_WIDTH      (`DATA_WIDTH),
512     .MEM_DEPTH      (`APB_BRAMO_CELLS),

```

```

513     .CORE_ID_BITS (`clog2(`CORES))
514 ) bram_apb (
515     .clk      (clk),
516     .reset    (reset),
517     // apb slave to master interface
518     .S_PADDR  (M_PADDR),
519     .S_PWRITE (M_PWRITE),
520     .S_PSELx  (M_PSELx[`APB_PSELX_BRAMO]),
521     .S_PENABLE (M_PENABLE),
522     .S_PWDATA (M_PWDATA),
523     .S_PRDATA (M_PRDATA[`APB_PSELX_BRAMO*`DATA_WIDTH +: `DATA_WIDTH]),
524     .S_PREADY (M_PREADY[`APB_PSELX_BRAMO])
525 );
526
527 // There must be atleast 1 core
528 `static_assert(`CORES > 0)
529 `static_assert(`DEF_MEM_INSTR_DEPTH > 0)
530 `static_assert(`DEF_MMU_TIMO_CELLS > 0)
531
532
533 // Single instruction memory
534 `ifndef DEF_CORE_HAS_INSTR_MEM
535 // slave input/outputs from interconnect
536 wire [`APB_WIDTH-1:0] instr_M_PADDR;
537 wire instr_M_PWRITE;
538 wire [1-1:0] instr_M_PSELx; // not shared
539 wire instr_M_PENABLE;
540 wire [`DATA_WIDTH-1:0] instr_M_PWDATA;
541 wire [1*`DATA_WIDTH-1:0] instr_M_PRDATA; // slave response
542 wire [1-1:0] instr_M_PREADY; // slave response
543
544 // Master apb interfaces
545 wire [`CORES*`APB_WIDTH-1:0] instr_w_PADDR;
546 wire [`CORES-1:0] instr_w_PWRITE;
547 wire [`CORES-1:0] instr_w_PSELx;
548 wire [`CORES-1:0] instr_w_PENABLE;
549 wire [`CORES*`DATA_WIDTH-1:0] instr_w_PWDATA;
550 wire [`CORES*`DATA_WIDTH-1:0] instr_w_PRDATA;
551 wire [`CORES-1:0] instr_w_PREADY;
552
553 vmicro16_bram_apb # (
554     .BUS_WIDTH      (`APB_WIDTH),
555     .MEM_WIDTH      (`DATA_WIDTH),
556     .MEM_DEPTH      (`DEF_MEM_INSTR_DEPTH),
557     .USE_INITS      (1),
558     .NAME            ("INSTR_ROM_G")
559 ) instr_rom_apb (
560     .clk      (clk),
561     .reset    (reset),
562     .S_PADDR  (instr_M_PADDR),
563     .S_PWRITE (),
564     .S_PSELx  (instr_M_PSELx),
565     .S_PENABLE (instr_M_PENABLE),
566     .S_PWDATA (),
567     .S_PRDATA (instr_M_PRDATA),
568     .S_PREADY (instr_M_PREADY)
569 );
570
571 apb_intercon_s # (
572     .MASTER_PORTS  (`CORES),
573     .SLAVE_PORTS    (1),
574     .BUS_WIDTH      (`APB_WIDTH),
575     .DATA_WIDTH      (`DATA_WIDTH),
576     .HAS_PSELX_ADDR (0)
577 ) apb_instr_intercon (
578     .clk      (clk),
579     .reset    (reset),
580     // APB master from cores
581     // master
582     .S_PADDR  (instr_w_PADDR),
583     .S_PWRITE (instr_w_PWRITE),
584     .S_PSELx  (instr_w_PSELx),
585     .S_PENABLE (instr_w_PENABLE),
586     .S_PWDATA (instr_w_PWDATA),
587     .S_PRDATA (instr_w_PRDATA),
588     .S_PREADY (instr_w_PREADY),
589     // shared bus slaves
590     // slave outputs
591     .M_PADDR  (instr_M_PADDR),
592     .M_PWRITE (instr_M_PWRITE),
593     .M_PSELx  (instr_M_PSELx),
594     .M_PENABLE (instr_M_PENABLE),
595     .M_PWDATA (instr_M_PWDATA),
596     .M_PRDATA (instr_M_PRDATA),
597     .M_PREADY (instr_M_PREADY)
598 );
599 `endif
600
601 genvar i;
602 generate for(i = 0; i < `CORES; i = i + 1) begin : cores
603

```

```

604     vmicro16_core # (
605         .CORE_ID          (i),
606         .DATA_WIDTH       (`DATA_WIDTH),
607
608         .MEM_INSTR_DEPTH  (`DEF_MEM_INSTR_DEPTH),
609         .MEM_SCRATCH_DEPTH (`DEF_MMU_TIMO_CELLS)
610     ) c1 (
611         .clk      (clk),
612         .reset    (reset),
613
614         // debug
615         .halt     (w_halt[i]),
616
617         // interrupts
618         .ints     (ints),
619         .ints_data (ints_data),
620
621         // Output master port 1
622         .w_PADDR  (w_PADDR  [`APB_WIDTH*i +: `APB_WIDTH] ),
623         .w_PWRITE  (w_PWRITE [i] ),
624         .w_PSELx   (w_PSELx  [i] ),
625         .w_PENABLE (w_PENABLE [i] ),
626         .w_PWDATA  (w_PWDATA  [`DATA_WIDTH*i +: `DATA_WIDTH]),
627         .w_PRDATA  (w_PRDATA  [`DATA_WIDTH*i +: `DATA_WIDTH]),
628         .w_PREADY  (w_PREADY  [i] )
629
630 `ifndef DEF_CORE_HAS_INSTR_MEM
631     // APB instruction rom
632     , // Output master port 2
633     .w2_PADDR  (instr_w_PADDR  [`APB_WIDTH*i +: `APB_WIDTH] ),
634     // .w2_PWRITE  (instr_w_PWRITE [i] ),
635     .w2_PSELx   (instr_w_PSELx  [i] ),
636     .w2_PENABLE (instr_w_PENABLE [i] ),
637     // .w2_PWDATA  (instr_w_PWDATA  [`DATA_WIDTH*i +: `DATA_WIDTH]),
638     .w2_PRDATA  (instr_w_PRDATA  [`DATA_WIDTH*i +: `DATA_WIDTH]),
639     .w2_PREADY  (instr_w_PREADY  [i] )
640 `endif
641 );
642 end
643 endgenerate
644
645 ////////////////////////////////////////////////////
646 // Formal Verification
647 ////////////////////////////////////////////////////
648 `ifndef FORMAL
649 wire all_halted = &w_halt;
650 ////////////////////////////////////////////////////
651 // Count number of clocks each core is spending on
652 // bus transactions
653 ////////////////////////////////////////////////////
654 reg [15:0] bus_core_times [0:`CORES-1];
655 reg [15:0] core_work_times [0:`CORES-1];
656 integer i2;
657 initial
658     for(i2 = 0; i2 < `CORES; i2 = i2 + 1) begin
659         bus_core_times[i2] = 0;
660         core_work_times[i2] = 0;
661     end
662
663 // total bus time
664 generate
665     genvar g2;
666     for (g2 = 0; g2 < `CORES; g2 = g2 + 1)
667         always @(posedge clk) begin
668             if (w_PSELx[g2])
669                 bus_core_times[g2] <= bus_core_times[g2] + 1;
670
671             // Core working time
672             if (!w_PSELx[g2] && !instr_w_PSELx[g2])
673                 if (!w_halt[g2])
674                     core_work_times[g2] <= core_work_times[g2] + 1;
675         end
676     endgenerate
677
678 reg [15:0] bus_time_average = 0;
679 reg [15:0] bus_reqs_average = 0;
680 reg [15:0] fetch_time_average = 0;
681 reg [15:0] work_time_average = 0;
682 //
683 always @(all_halted) begin
684     for (i2 = 0; i2 < `CORES; i2 = i2 + 1) begin
685         bus_time_average = bus_time_average + bus_core_times[i2];
686         bus_reqs_average = bus_reqs_average + bus_core_reqs_count[i2];
687         fetch_time_average = fetch_time_average + instr_fetch_times[i2];
688         work_time_average = work_time_average + core_work_times[i2];
689     end
690
691     bus_time_average = bus_time_average / `CORES;
692     bus_reqs_average = bus_reqs_average / `CORES;
693     fetch_time_average = fetch_time_average / `CORES;
694

```

```

695     work_time_average = work_time_average / `CORES;
696 end
697
698 //////////////////////////////////////////////////
699 // Count number of bus requests per core
700 //////////////////////////////////////////////////
701 // 1 clock delay of w_PSELx
702 reg [`CORES-1:0] bus_core_reqs_last;
703 // rising edges of each
704 wire [`CORES-1:0] bus_core_reqs_real;
705 // storage for counters for each core
706 reg [15:0] bus_core_reqs_count [0:`CORES-1];
707 initial
708     for(i2 = 0; i2 < `CORES; i2 = i2 + 1)
709         bus_core_reqs_count[i2] = 0;
710
711 // 1 clk delay to detect rising edge
712 always @(posedge clk)
713     bus_core_reqs_last <= w_PSELx;
714
715 generate
716     genvar g3;
717     for (g3 = 0; g3 < `CORES; g3 = g3 + 1) begin
718         // Detect new reqs for each core
719         assign bus_core_reqs_real[g3] = w_PSELx[g3] >
720             bus_core_reqs_last[g3];
721
722         always @(posedge clk)
723             if (bus_core_reqs_real[g3])
724                 bus_core_reqs_count[g3] <= bus_core_reqs_count[g3] + 1;
725
726     end
727 endgenerate
728
729 //////////////////////////////////////////////////
730 // Time waiting for instruction fetches
731 // from global memory
732 //////////////////////////////////////////////////
733 reg [15:0] instr_fetch_times [0:`CORES-1];
734 integer i3;
735 initial
736     for(i3 = 0; i3 < `CORES; i3 = i3 + 1)
737         instr_fetch_times[i3] = 0;
738
739 // total bus time
740 // Instruction fetches occur on the w2 master port
741 generate
742     genvar g4;
743     for (g4 = 0; g4 < `CORES; g4 = g4 + 1)
744         always @(posedge clk)
745             if (instr_w_PSELx[g4])
746                 instr_fetch_times[g4] <= instr_fetch_times[g4] + 1;
747 endgenerate
748
749
750 `endif // end FORMAL
751
752 endmodule
753

```