# Multi-core RISC Processor Design and Implementation (Rev. 2.02)

ELEC5881M - Final Report

#### Ben David Lancaster

Student ID: 201280376

Submitted in accordance with the requirements for the degree of Master of Science (MSc) in Embedded Systems Engineering

Supervisor: Dr. David Cowell Assessor: Mr David Moore

#### University of Leeds

School of Electrical and Electronic Engineering

July 26, 2019

Word count: 4689

#### Abstract

This interim report details the 4-month progress on a project to design, implement, and verify, a multi-core FPGA RISC processor. The project has been split into two stages: firstly to build a functional single-core RISC processor, and then secondly to add multiprocessor principles and functionality to it.

Current multiprocessor and network-on-chip communication methods have been discussed and how they could be included in this multi-core RISC design. To-date, a 16-bit instruction set architecture has been designed featuring common load/store instructions, comparison, and bitwise operations. A single-core processor has been implemented in Verilog and verified using simulations/test benches running various simple software programs.

Future tasks have been planned and will focus on the second stage of the project. Work will start on designing a loosely coupled multiprocessor communication interface and bringing them to the single-core processor.

## **Revision History**

Date	Version	Changes
10/04/2019	2.02	Update future stages.
05/04/2019	2.01	Fix processor RTL diagram.
04/04/2019	2.00	Initial processor RTL diagram.
01/04/2019	1.00	Initial section outline.

Document revisions.

# Declaration of Academic Integrity

The candidate confirms that the work submitted is his/her own, except where work which has formed part of jointly-authored publications has been included. The contribution of the candidate and the other authors to this work has been explicitly indicated in the report. The candidate confirms that appropriate credit has been given within the report where reference has been made to the work of others.

This copy has been supplied on the understanding that no quotation from the report may be published without proper acknowledgement. The candidate, however, confirms his/her consent to the University of Leeds copying and distributing all or part of this work in any forms and using third parties, who might be outside the University, to monitor breaches of regulations, to verify whether this work contains plagiarised material, and for quality assurance purposes.

The candidate confirms that the details of any mitigating circumstances have been submitted to the Student Support Office at the School of Electronic and Electrical Engineering, at the University of Leeds.

Name: Ben David Lancaster

Date: July 26, 2019

# Table of Contents

1	Me	mory Mapping	5
	1.1	Memory Map	6
	1.2	Special Registers	7
2	Inte	errupts	8
	2.1	Why Interrupts?	8
	2.2	Hardware Implementation	8
		2.2.1 Context Switching	8
	2.3	Software Interface	9
		2.3.1 Interrupt Vector $(0x0100-0x0107)$	9
		2.3.2 Interrupt Mask (0x0108)	9
		2.3.3 Software Example	10
	2.4	Design Improvements	10
3	Per	ripherals	11
	3.1	GPIO Interface	11
	3.2	Timer with Interrupt	11
	3.3	UART Interface	11
4	Sys	tem-on-Chip Layout	12
<b>5</b>	Inte	erconnect	13
	5.1	Introduction	13
	5.2	Overview	13
		5.2.1 Design Considerations	14
	5.3	Peripheral Interconnect Interface	14
		5.3.1 Master to Slave Interface	14
		5.3.2 Variable Core Support	14
	5.4	Shared Bus Arbitration	14
6	Ana	alysis & Results	16
7	Imp	provements	17
	71	Foo	17

8	Conclusion	18
	8.1 Foo	18
$\mathbf{A}$	ppendices	19
A	Configuration Options	19
	A.1 SoC Options	19
	A.2 Core Options	19
	A.3 Peripheral Options	20
В		21
	B.1 vmicro16_soc_config.v	21
	B.2 top_ms.v	22
	B.3 vmicro16_soc.v	23
	B.4 vmicro16_periph.v	28
	R 5 vmicro16 v	33

# Memory Mapping

1.1	Memory Map									 									6
1.2	Special Registers									 							 		7

The Vmicro16 processor uses a memory-mapping scheme to communicate with peripherals and other cores.

## 1.1 Memory Map




Figure 1.1: Memory map showing addresses of various memory sections.

### 1.2 Special Registers

From the software perspective, it is important for both the developer and software algorithms to know the target system's architecture to better utilise the resources available to them. Software written for one architecture with N cores must also run on an architecture with M cores. To enable such portability, the software must query the system for information such as: number of processor cores and the current core identifier. Without this information, the developer would be required to produce software for each individual architecture (e.g. an Intel i5 with 4 cores or an Intel i7 with 8 cores, or an NVIDIA GTX 970 with.




Figure 1.2: Vmicro16 Special Registers layout (0x0080 - 0x008F).

## Interrupts

2.1	Why I	nterrupts?
2.2	Hardw	are Implementation
	2.2.1	Context Switching
2.3	Softwa	re Interface
	2.3.1	Interrupt Vector $(0x0100-0x0107)$
	2.3.2	Interrupt Mask (0x0108)
	2.3.3	Software Example
2.4	Design	Improvements

This section describes the design, considerations, and implementation, of interrupt functionality within the Vmicro16 processor.

## 2.1 Why Interrupts?

Interrupts are used to enable asynchronous behaviour within a processor.

Interrupts are commonly used to signal actions from asynchronous sources, for example an input button or from a UART receiver signalling that data has been received.

## 2.2 Hardware Implementation

#### 2.2.1 Context Switching

When acting upon an incoming interrupt the current state the processor must be saved so that changes from the interrupt handler, such as register writes and branches, do not affect the current state. After the interrupt handler function signals it has finished (by using the *Interrupt Return* intr instruction) the saved state is restored. In the case of the Vmicro16 processor, the program counter r\_pc[15:0] and register set regs instance are the only states that are saved. Going forth, the terms *normal mode* and *interrupt mode* are used to describe what registers the processor should use when executing instructions.

When saving the state, to avoid clocking 128 bits (8 registers of 16 bits) into another register (which would increase timing delays and logic elements), a dedicated register set for the interrupt mode (regs\_isr) is multiplexed with the normal mode register set (regs). Then depending on

the mode (identified by the register regs\_use\_int) the processor can easily switch between the two large states without significantly affecting timing.

The timing diagram in Figure 2.1 visually describes this process.



Figure 2.1: Time diagram showing the TIMR0 peripheral emitting a 1us periodic interrupt signal (out) to the processor. The processor acknowledges the interrupt (int\_pending\_ack) and enters the interrupt mode (regs\_use\_int) for a period of time. When the interrupt handler reaches the Interrupt Return instruction (indicated by w\_intr) the processor returns to normal mode and restores the normal state.

#### 2.3 Software Interface

To enable software to




Figure 2.2: The interrupt vector consists of eight 16-bit values that point to memory addresses of the instruction memory to jump to.

#### 2.3.1 Interrupt Vector (0x0100-0x0107)

The interrupt vector is a per-core register that is used to store the addresses of interrupt handlers. An interrupt handler is simply a software function residing in instruction memory that is branched to when a particular interrupt is received.

#### 2.3.2 Interrupt Mask (0x0108)

The interrupt mask is a per-core register that is used to mask/listen specific interrupt sources. This enables processing cores to individually select which interrupts they respond to. This allows for multi-processor designs where each core can be used for a particular interrupt source,




Figure 2.3: Interrupt Mask register (0x0108). Each bit corresponds to an interrupt source. 1 signifies the interrupt is enabled for/visible to the core. Bits [7:2] are left to the designer to assign.

improving the time response to the interrupt for time critical programs. The Interrupt Mask register is an 8-bit read/write register where each bit corresponds to a particular interrupt source and each bit corresponds with the interrupt handler in the interrupt vector.

#### 2.3.3 Software Example

To better understand the usage of the described interrupt registers, a simple software program is described below. The following software program produces a simple and power efficient routine to initialise the interrupt vector and interrupt mask.

```
/// Set interrupt vector at 0x100
// Move address of isr0 function to vector[0]
2
3
                  r0, isr0
4
         // create 0x100 value by left shifting 1 8 bits
5
                  r1, #0x1
         movi
6
                  r2, #0x8
         movi
7
8
         lshft
                  r1, r2
         // write\ isr0\ address\ to\ vector[0]
9
10
                  r0, r1
11
         // enable all interrupts by writing OxOf to Ox108
12
                  r0, #0x0f
13
         movi
         sw
                  r0, r1 + #0x8
14
                                   // enter low power idle state
         halt
15
16
17
    isr0:
                                   // arbitrary name
                  r0, #0xff
18
         movi
                                      do something
19
                                      return from interrupt
```

A more complex example software program utilising interrupts and the TIMR0 interrupt is described in section ??.

## 2.4 Design Improvements


The hardware and software interrupt design have changed throughout the projects cycle. In initial versions of the interrupt implementation, the software program, while waiting for an interrupt, would be in a tight infinite loop (branching to the same instruction). This resulted in the processor using all pipeline stages during this time. The pipeline stages produce many logic transitions and memory fetches which raise power consumption and temperatures. This is quite noticeable especially when running on the Spartan-6 LX9 FPGA.

To improve this, it was decided to implement a new state within the processor's state machine that, when entered, did not produce high frequency logic transitions or memory fetches. The HALT instruction was modified to enter this state and the only way to leave is from an interrupt or top-level reset. This removes the need for a software infinite loop that produces high frequency logic transitions (decoding, ALU, register reads, etc.) and memory fetches.


# Peripherals

3.1	GPIO Interface	1
3.2	Timer with Interrupt	1.
3.3	UART Interface	1


### 3.1 GPIO Interface



## 3.2 Timer with Interrupt



### 3.3 UART Interface



# System-on-Chip Layout

The Vmicro16 processor uses





Figure 4.1:

# Interconnect

5.1	Introd	$uction \dots \dots$	13
5.2	Overv	iew	13
	5.2.1	Design Considerations	L4
5.3	Periph	neral Interconnect Interface	L <b>4</b>
	5.3.1	Master to Slave Interface	L4
	5.3.2	Variable Core Support	L4
5.4	Shared	d Bus Arbitration	14

## 5.1 Introduction

### 5.2 Overview



#### 5.2.1 Design Considerations

### 5.3 Peripheral Interconnect Interface

#### 5.3.1 Master to Slave Interface

20	19	18 17 16	15	
LE	SE	CORE_ID	Address	PADDR[20:0]
			Write data	PWDATA[15:0]
			Read Data	PRDATA[15:0]
			WE	PWRITE[0:0]
			Z E	PENABLE[0:0]

#### 5.3.2 Variable Core Support

```
input [MASTER_PORTS*BUS_WIDTH-1:0] S_PADDR,
input [MASTER_PORTS-1:0] S_PWRITE,
input [MASTER_PORTS-1:0] S_PSELx,
input [MASTER_PORTS-1:0] S_PENABLE,
input [MASTER_PORTS*DATA_WIDTH-1:0] S_PWDATA,
output reg [MASTER_PORTS*DATA_WIDTH-1:0] S_PRDATA,
output reg [MASTER_PORTS-1:0] S_PREADY,
```

Figure 5.1: Variable size inputs and outputs to the interconnect.



#### 5.4 Shared Bus Arbitration

Lorem ipsum dolor sit amet, consectetuer adipiscing elit. Ut purus elit, vestibulum ut, placerat ac, adipiscing vitae, felis. Curabitur dictum gravida mauris. Nam arcu libero, nonummy eget, consectetuer id, vulputate a, magna. Donec vehicula augue eu neque. Pellentesque habitant morbi tristique senectus et netus et malesuada fames ac turpis egestas. Mauris ut leo. Cras viverra metus rhoncus sem. Nulla et lectus vestibulum urna fringilla ultrices. Phasellus eu tellus sit amet tortor gravida placerat. Integer sapien est, iaculis in, pretium quis, viverra ac, nunc. Praesent eget sem vel leo ultrices bibendum. Aenean faucibus. Morbi dolor nulla, malesuada eu, pulvinar at, mollis ac, nulla. Curabitur auctor semper nulla. Donec varius orci eget risus. Duis nibh mi, congue eu, accumsan eleifend, sagittis quis, diam. Duis eget orci sit amet orci dignissim rutrum.

Nam dui ligula, fringilla a, euismod sodales, sollicitudin vel, wisi. Morbi auctor lorem non justo. Nam lacus libero, pretium at, lobortis vitae, ultricies et, tellus. Donec aliquet, tortor sed accumsan bibendum, erat ligula aliquet magna, vitae ornare odio metus a mi. Morbi ac orci et nisl hendrerit mollis. Suspendisse ut massa. Cras nec ante. Pellentesque a nulla. Cum sociis

natoque penatibus et magnis dis parturient montes, nascetur ridiculus mus. Aliquam tincidunt urna. Nulla ullamcorper vestibulum turpis. Pellentesque cursus luctus mauris.

# Analysis & Results

# **Improvements**

7.1	Foo .	 																 1	$^{7}$

#### 7.1 Foo

Lorem ipsum dolor sit amet, consectetuer adipiscing elit. Ut purus elit, vestibulum ut, placerat ac, adipiscing vitae, felis. Curabitur dictum gravida mauris. Nam arcu libero, nonummy eget, consectetuer id, vulputate a, magna. Donec vehicula augue eu neque. Pellentesque habitant morbi tristique senectus et netus et malesuada fames ac turpis egestas. Mauris ut leo. Cras viverra metus rhoncus sem. Nulla et lectus vestibulum urna fringilla ultrices. Phasellus eu tellus sit amet tortor gravida placerat. Integer sapien est, iaculis in, pretium quis, viverra ac, nunc. Praesent eget sem vel leo ultrices bibendum. Aenean faucibus. Morbi dolor nulla, malesuada eu, pulvinar at, mollis ac, nulla. Curabitur auctor semper nulla. Donec varius orci eget risus. Duis nibh mi, congue eu, accumsan eleifend, sagittis quis, diam. Duis eget orci sit amet orci dignissim rutrum.

Nam dui ligula, fringilla a, euismod sodales, sollicitudin vel, wisi. Morbi auctor lorem non justo. Nam lacus libero, pretium at, lobortis vitae, ultricies et, tellus. Donec aliquet, tortor sed accumsan bibendum, erat ligula aliquet magna, vitae ornare odio metus a mi. Morbi ac orci et nisl hendrerit mollis. Suspendisse ut massa. Cras nec ante. Pellentesque a nulla. Cum sociis natoque penatibus et magnis dis parturient montes, nascetur ridiculus mus. Aliquam tincidunt urna. Nulla ullamcorper vestibulum turpis. Pellentesque cursus luctus mauris.

Nulla malesuada porttitor diam. Donec felis erat, congue non, volutpat at, tincidunt tristique, libero. Vivamus viverra fermentum felis. Donec nonummy pellentesque ante. Phasellus adipiscing semper elit. Proin fermentum massa ac quam. Sed diam turpis, molestie vitae, placerat a, molestie nec, leo. Maecenas lacinia. Nam ipsum ligula, eleifend at, accumsan nec, suscipit a, ipsum. Morbi blandit ligula feugiat magna. Nunc eleifend consequat lorem. Sed lacinia nulla vitae enim. Pellentesque tincidunt purus vel magna. Integer non enim. Praesent euismod nunc eu purus. Donec bibendum quam in tellus. Nullam cursus pulvinar lectus. Donec et mi. Nam vulputate metus eu enim. Vestibulum pellentesque felis eu massa.

## Conclusion

8.1	Foo	 			_														18	í

#### 8.1 Foo

Lorem ipsum dolor sit amet, consectetuer adipiscing elit. Ut purus elit, vestibulum ut, placerat ac, adipiscing vitae, felis. Curabitur dictum gravida mauris. Nam arcu libero, nonummy eget, consectetuer id, vulputate a, magna. Donec vehicula augue eu neque. Pellentesque habitant morbi tristique senectus et netus et malesuada fames ac turpis egestas. Mauris ut leo. Cras viverra metus rhoncus sem. Nulla et lectus vestibulum urna fringilla ultrices. Phasellus eu tellus sit amet tortor gravida placerat. Integer sapien est, iaculis in, pretium quis, viverra ac, nunc. Praesent eget sem vel leo ultrices bibendum. Aenean faucibus. Morbi dolor nulla, malesuada eu, pulvinar at, mollis ac, nulla. Curabitur auctor semper nulla. Donec varius orci eget risus. Duis nibh mi, congue eu, accumsan eleifend, sagittis quis, diam. Duis eget orci sit amet orci dignissim rutrum.

Nam dui ligula, fringilla a, euismod sodales, sollicitudin vel, wisi. Morbi auctor lorem non justo. Nam lacus libero, pretium at, lobortis vitae, ultricies et, tellus. Donec aliquet, tortor sed accumsan bibendum, erat ligula aliquet magna, vitae ornare odio metus a mi. Morbi ac orci et nisl hendrerit mollis. Suspendisse ut massa. Cras nec ante. Pellentesque a nulla. Cum sociis natoque penatibus et magnis dis parturient montes, nascetur ridiculus mus. Aliquam tincidunt urna. Nulla ullamcorper vestibulum turpis. Pellentesque cursus luctus mauris.

Nulla malesuada porttitor diam. Donec felis erat, congue non, volutpat at, tincidunt tristique, libero. Vivamus viverra fermentum felis. Donec nonummy pellentesque ante. Phasellus adipiscing semper elit. Proin fermentum massa ac quam. Sed diam turpis, molestie vitae, placerat a, molestie nec, leo. Maecenas lacinia. Nam ipsum ligula, eleifend at, accumsan nec, suscipit a, ipsum. Morbi blandit ligula feugiat magna. Nunc eleifend consequat lorem. Sed lacinia nulla vitae enim. Pellentesque tincidunt purus vel magna. Integer non enim. Praesent euismod nunc eu purus. Donec bibendum quam in tellus. Nullam cursus pulvinar lectus. Donec et mi. Nam vulputate metus eu enim. Vestibulum pellentesque felis eu massa.

# Appendix A

# **Configuration Options**

A.1	$\operatorname{SoC}$ Options	.6
A.2	Core Options	2
A.3	Peripheral Options	20

The following configuration options are defined in  $vmicro16\_soc\_config.v.$ 

## A.1 SoC Options

Macı	O.	Default	Purpose
COR	ES	4	Number of CPU cores in the SoC
SLAV	VES	7	Number of peripherals

Table A.1: SoC Configuration Options

## A.2 Core Options

Macro	Default	Purpose
DATA_WIDTH	16	Width of CPU registers in bits
DEF_CORE_HAS_INSTR_MEM	//	Enable a per core instruction memory cache
DEF_MEM_INSTR_DEPTH	64	Instruction memory cache per core
DEF_MEM_SCRATCH_DEPTH	64	RW RAM per core
DEF_ALU_HW_MULT	1	Enable/disable HW multiply (1 clock)
FIX_T3	//	Enable a T3 state for the APB transaction

Table A.2: Core Options

## A.3 Peripheral Options

Macro	Default	Purpose
APB_WIDTH		AMBA APB PADDR signal width
APB_PSELX_GPIO0	0	GPIO0 index
APB_PSELX_UART0	1	UART0 index
APB_PSELX_REGS0	2	REGS0 index
APB_PSELX_BRAM0	3	BRAM0 index
APB_PSELX_GPIO1	4	GPIO1 index
APB_PSELX_GPIO2	5	GPIO2 index
APB_PSELX_TIMR0	6	TIMR0 index
APB_BRAM0_CELLS	4096	Shared memory words
$DEF\_MMU\_TIM0\_S$	16'h0000	Per core scratch memory start/end address
$DEF\_MMU\_TIM0\_E$	16'h007F	"
DEF_MMU_SREG_S	16'h0080	Per core special registers start/end address
DEF_MMU_SREG_E	16'h008F	"
DEF_MMU_GPIO0_S	16'h0090	Shared GPIOn start/end address
$DEF\_MMU\_GPIO0\_E$	16'h0090	"
DEF_MMU_GPIO1_S	16'h0091	"
DEF_MMU_GPIO1_E	16'h0091	"
DEF_MMU_GPIO2_S	16'h0092	"
DEF_MMU_GPIO2_E	16'h0092	"
$DEF\_MMU\_UART0\_S$	16'h00A0	Shared UART start/end address
DEF_MMU_UART0_E	16'h00A1	"
DEF_MMU_REGS0_S	16'h00B0	Shared registers start/end address
DEF_MMU_REGS0_E	16'h00B7	"
DEF_MMU_BRAM0_S	16'h1000	Shared memory with global monitor start/end address
DEF_MMU_BRAM0_E	16'h1FFF	"
$DEF\_MMU\_TIMR0\_S$	16'h0200	Shared timer peripheral start/end address
DEF_MMU_TIMR0_E	16'h0202	"

Table A.3: Peripheral Options

## Appendix B

# Code Listing

B.1	vmicro16_soc_config.v	21
B.2	top_ms.v	22
B.3	vmicro16_soc.v	23
B.4	vmicro16_periph.v	28
B.5	vmicro16.v	33

### B.1 vmicro16\_soc\_config.v

Configuration file for configuring the vmicro16\_soc.v and vmicro16.v features.

```
`ifndef VMICRO16_SOC_CONFIG_H
     `define VMICRO16_SOC_CONFIG_H
     `include "clog2.v"
     `define FORMAL
     `define CORES
`define SLAVES
10
     11
    14
     // Top level data width for registers, memory cells, bus widths {}^{\rm `define\ DATA\_WIDTH} 16
18
20
    // Set this to use a workaround for the MMU's APB T2 clock // define FIX_T3 \,
21
    // Instruction memory (read only)
// Must be large enough to support software program.
ifdef DEF_CORE_HAS_INSTR_MEM
24
         // 4096 16-bit words global
`define DEF_MEM_INSTR_DEPTH 4096
28
        // 64 16-bit words per core
'define DEF_MEM_INSTR_DEPTH 64
30
31
33
    // Scratch memory (read/write) on each core.
// See `DEF_MMU_TIMO_* defines for info.
`define DEF_MEM_SCRATCH_DEPTH 64
34
37
    // Enables hardware multiplier and mult rr instruction {\bf \hat{d}efine} DEF_ALU_HW_MULT 1
38
40
    // Enables global reset (requires more luts)
//`define DEF_GLOBAL_RESET
41
43
    44
```

```
47
       `define APB_WIDTH
                                      (2 + `clog2(`CORES) + `DATA_WIDTH)
48
       `define APB_PSELX_GPI00 0
 49
       define APB_PSELX_UARTO 1
define APB_PSELX_REGSO 2
51
        define APB_PSELX_BRAMO 3
52
       `define APB_PSELX_GPIO1 4
`define APB_PSELX_GPIO2 5
`define APB_PSELX_TIMRO 6
 54
 55
 56
 57
       `define APB_GPIOO_PINS
       `define APB_GPIO1_PINS
`define APB_GPIO2_PINS
 58
 59
       // Shared memory words
`define APB_BRAMO_CELLS 4096
 61
62
 63
           64
       65
 66
       // TIMO
// Number of scratch memory cells per core
define DEF_MMU_TIMO_CELLS 64
define DEF_MMU_TIMO_S 16'h0000
define DEF_MMU_TIMO_E 16'h000F
 67
68
69
 71
       // SREG
 72
        define DEF_MMU_SREG_S
                                            16'h0080
 73
      `define DEF_MMU_SREG_E
// GPI00
 74
                                            16'h008F
 75
        define DEF_MMU_GPIOO_S
                                            16'h0090
 76
       `define DEF_MMU_GPI00_E
                                            16'h0090
      // GPI01
 78
        define DEF_MMU_GPI01_S
 79
      `define DEF_MMU_GPI01_E
// GPI02
                                            16'h0091
 81
        define DEF_MMU_GPI02_S
                                            16'h0092
 82
       `define DEF_MMU_GPI02_E
                                            16'h0092
       // UARTO
 84
      `define DEF_MMU_UARTO_S
`define DEF_MMU_UARTO_E
                                            16'h00A0
 85
                                            16'h00A1
 87
       // REGSO
        define DEF_MMU_REGSO_S
                                            16'h00B0
 88
       `define DEF_MMU_REGSO_E
                                            16'h00B7
 89
       // BRAMO
        define DEF_MMU_BRAMO_S
                                            16'h1000
91
       `define DEF_MMU_BRAMO_E
                                            16'h1fff
92
      // TIMRO
      `define DEF_MMU_TIMRO_S
`define DEF_MMU_TIMRO_E
                                            16'h0200
94
                                            16'h0202
95
       97
      98
99
       // Enable/disable interrupts
// Disabling will free up resources for other features
`define DEF_ENABLE_INT
100
101
102
       'define DEF_ENABLE_INI

// Number of interrupt in signals

'define DEF_NUM_INT 8

// Default interrupt bitmask (0 = hidden, 1 = enabled)

'define DEF_INT_MASK 0

// Bit position of the TIMRO interrupt signal

'define DEF_INT_TIMRO 0
103
104
105
106
107
108
       // Interrupt vector memory location
`define DEF_MMU_INTSV_S 16'h010'
'define DEF_MMU_INTSV_E 16'h010'
109
110
                                            16'h0100
16'h0107
111
       // Interrupt vector memory location
define DEF_MMU_INTSM_S 16'h0108
define DEF_MMU_INTSM_E 16'h0108
112
                                           16'h0108
113
114
                                            16'h0108
115
       `endif
117
```

### $B.2 top_ms.v$

Top level module that connects the SoC design to hardware pins on the FPGA.

```
1  module seven_display # (
2     parameter INVERT = 1
3  ) (
4     input [3:0] n,
5     output [6:0] segments
6  );
7     reg [6:0] bits;
8     assign segments = (INVERT ? ~bits : bits);
9
10     always @(n)
11     case (n)
```

```
4'h0: bits = 7'b0111111; // 0
4'h1: bits = 7'b0000110; // 1
4'h2: bits = 7'b1011011; // 2
4'h3: bits = 7'b1011011; // 3
4'h4: bits = 7'b1100110; // 4
4'h5: bits = 7'b1101101; // 5
4'h6: bits = 7'b1101101; // 6
4'h7: bits = 7'b1111101; // 6
4'h7: bits = 7'b1111111; // 8
4'h9: bits = 7'b110111; // 9
4'hA: bits = 7'b110111; // 9
4'hA: bits = 7'b110011; // 6
4'hD: bits = 7'b110111; // A
4'hB: bits = 7'b110111; // B
4'hC: bits = 7'b1101100; // B
4'hC: bits = 7'b11011100; // B
4'hE: bits = 7'b1111001; // E
4'hF: bits = 7'b1111001; // F
case
 13
  14
 16
  17
  18
  19
 20
  21
 22
 23
 24
 26
 27
                         endcase
              endmodule
 29
 30
              // minispartan6+ XC6SLX9
module top_ms # (
 31
              parameter GPIO_PINS = 8 ) (
 32
 33
 34
                         input
 35
                                                                       CLK50.
                         input
// UART
//input
                                           [3:0]
 36
                                                                      SW,
 37
                         output
// Peripherals
output [7:0]
 39
                                                                      TXD,
 40
                                                                      LEDS,
  41
 42
                           // SSDs
 43
                         output [6:0] ssd0,
output [6:0] ssd1,
output [6:0] ssd2,
output [6:0] ssd3,
 44
  45
 46
 47
                         output [6:0] ssd4,
output [6:0] ssd5
  49
              );
 50
                          //wire [15:0]
                                                                                       M_PADDR
  51
 52
                          //wire
                                                                                       M_PWRITE;
                                                                                       M_PSELx; // not shared M_PENABLE;
                          //wire [5-1:0]
 53
                          //wire
 54
                          //wire [15:0]
//wire [15:0]
                                                                                      M_PWDATA;
M_PRDATA; // input to intercon
M_PREADY; // input to intercon
  55
 56
                          //wire
 57
                         wire [7:0] gpio0;
wire [15:0] gpio1;
wire [7:0] gpio2;
 59
  60
  61
 62
 63
                         vmicro16_soc soc (
  64
  65
                                   .clk
                                                            (CLK50),
 66
                                    `ifdef DEF_GLOBAL_RESET
 67
                                     .reset ((~SW[0])),
 68
 69
                                       else
                                    .reset
`endif
                                                              (0),
 70
                                    //.M_PADDR
                                                                             (M_PADDR)
  73
                                   //.M_PWRITE (M_PADDR),
//.M_PWRITE (M_PWRITE),
//.M_PSELx (M_PSELx),
//.M_PENABLE (M_PENABLE),
//.M_PWDATA (M_PWDATA),
//.M_PRDATA (M_PRDATA),
//.M_PREADY (M_PREADY),
  76
  79
  80
                                    .uart_tx (TXD),
.gpio0 (LEDS[3:0]),
  81
 82
                                     .gpio0
                                                               (gpio1),
                                     .gpio1
 83
                                     .gpio2
                                                               (gpio2),
  84
  85
                                                                    (LEDS[3:0]),
                                     //.dbug0
 86
                                     .dbug1 (LEDS[7:4])
  87
  88
                         );
                        // SSD displays (split across 2 gpio ports 1 and 2)
wire [3:0] ssd_chars [0:5];
assign ssd_chars[0] = gpio1[3:0];
assign ssd_chars[1] = gpio1[7:4];
assign ssd_chars[2] = gpio1[11:8];
assign ssd_chars[3] = gpio1[15:12];
assign ssd_chars[4] = gpio2[3:0];
assign ssd_chars[5] = gpio2[7:4];
seven_display ssd_0 (.n(ssd_chars[0]), .segments (ssd0));
seven_display ssd_1 (.n(ssd_chars[1]), .segments (ssd1));
seven_display ssd_2 (.n(ssd_chars[2]), .segments (ssd2));
seven_display ssd_3 (.n(ssd_chars[3]), .segments (ssd3));
seven_display ssd_4 (.n(ssd_chars[4]), .segments (ssd4));
  89
 90
 92
 93
 95
 96
 98
 99
100
102
```

```
103 seven_display ssd_5 (.n(ssd_chars[5]), .segments (ssd5));
104
105 endmodule
```

#### B.3 vmicro16\_soc.v

```
3
      `include "vmicro16_soc_config.v"
`include "clog2.v"
`include "formal.v"
 4
      // Vmicro16 multi-core SoC with various peripherals
      module vmicro16_soc (
10
             input clk,
11
             input reset,
13
             //input uart_rx,
14
             output
                                                              uart_tx,
15
            output [^APB_GPI00_PINS-1:0]
output [^APB_GPI01_PINS-1:0]
output [^APB_GPI02_PINS-1:0]
                                                              gpio0,
17
                                                              gpio1,
                                                              gpio2,
18
                                                             halt.
20
            output
21
                             [`CORES-1:0]
[`CORES*8-1:0]
             output
                                                              dbug0
23
             output
                                                             dbug1
      );
24
25
            generate for(di = 0; di < `CORES; di = di + 1) begin : gen_dbug0
assign dbug0[di] = dbug1[di*8];</pre>
26
27
28
29
             endgenerate
30
             wire [`CORES-1:0] w_halt;
31
             assign halt = &w_halt;
33
             // Peripherals (master to slave)
wire [`APB_WIDTH-1:0]
34
                                                             M_PADDR;
                                                              M_PWRITE;
M_PSELx;
36
              wire
              wire [`SLAVES-1:0]
                                                                             // not shared
37
                                                              M_PENABLE;
38
              wire
              wire [`DATA_WIDTH-1:0] M_PWDATA;
wire [`SLAVES*`DATA_WIDTH-1:0] M_PRDATA; // input to intercon
wire [`SLAVES-1:0] M_PREADY; // input
39
40
41
            // Master apb interfaces
wire ['CORES*'APB_WIDTH-1:0]
wire ['CORES-1:0]
wire ['CORES-1:0]
wire ['CORES*'DATA_WIDTH-1:0]
wire ['CORES*'DATA_WIDTH-1:0]
wire ['CORES-1:0]
43
                                                             w_PADDR;
44
46
                                                              w_PSELx;
                                                              w_PENABLE;
47
                                                             w_PWDATA;
49
                                                             w_PRDATA;
     w PREADY
50
51
53
54
56
57
60
61
                                           (`CORES),
(`SLAVES),
(`APB_WIDTH),
(`DATA_WIDTH),
                   .MASTER_PORTS
62
63
                   .BUS_WIDTH
64
65
                    .HAS_PSELX_ADDR (1)
66
            ) apb (
67
                  .clk
68
                   .reset (reset),
// APB master to slave
.S_PADDR (w_PADDR),
69
70
71
                   .S_PWRITE (w_PWRITE),
.S_PSELx (w_PSELx),
.S_PENABLE (w_PENABLE),
73
74
                                     (w_PWDATA),
(w_PRDATA),
(w_PREADY),
                   .S_PWDATA
                   .S_PRDATA
.S_PREADY
76
77
                   // shared bus
.M_PADDR (
                                     (M_PADDR),
(M_PWRITE),
                   .M_PWRITE
80
                                     (M_PSELx)
                   .M_PENABLE (M_PENABLE),
```

```
(M_PWDATA),
(M_PRDATA),
 83
                         .M_PWDATA
 84
                         .M PRDATA
                                              (M_PREADY)
                         .M_PREADY
 85
                );
 87
                vmicro16_gpio_apb # (
   .BUS_WIDTH ( `APB_WIDTH) ,
   .DATA_WIDTH ( `DATA_WIDTH) ,
   .PORTS ( `APB_GPIOO_PINS) ,
   .WORDS ( "APB_GPIOO_PINS) )
 88
 89
 90
 91
                         . NAME
                                              ("GPI00")
 92
 93
                ) gpio0_apb (
                                              (clk)
 94
                        .clk
                        .CIK (CIK),
.reset (reset),
// apb slave to master interface
.S_PADDR (M_PADDR),
.S_PWRITE (M_PWRITE),
.S_PSELX (M_PSELX[`APB_PSELX_GPI00]),
.S_PERMAN (M_PSELX[`APB_PSELX_GPI00]),
 95
 96
 97
 98
 99
                                              (M_PENABLE),
(M_PENABLE),
(M_PWDATA),
(M_PRDATA['APB_PSELX_GPIOO*'DATA_WIDTH +: 'DATA_WIDTH]),
(M_PREADY['APB_PSELX_GPIOO]),
                        .S_PENABLE .S_PWDATA
100
101
102
                        .S_PRDATA
103
                         .S_PREADY
                                              (gpio0)
104
                        .gpio
105
106
                // GPIO1 for Seven segment displays (16 pin)
vmicro16_gpio_apb # (
    .BUS_WIDTH ( `APB_WIDTH),
    .DATA_WIDTH ( `DATA_WIDTH),
    .PORTS ( `APB_GPIO1_PINS),
    .NAME ( "GPIO1")
107
108
109
110
111
112
113
                 ) gpio1_apb (
114
                        .clk
                                              (clk)
                                              (reset),
                        .reset
115
                        // apb slave to master interface
.S_PADDR (M_PADDR),
117
                                              (M_PADDR),
(M_PWRITE),
(M_PSELx[^APB_PSELX_GPI01]),
(M_PENABLE),
(M_PWDATA),
(M_PRDATA[^APB_PSELX_GPI01*^DATA_WIDTH +: ^DATA_WIDTH]),
(M_PREADY[^APB_PSELX_GPI01]),
                        .S_PWRITE
118
119
                        .S_PSELx
                        .S_PENABLE
.S_PWDATA
120
121
                        .S_PRDATA
122
123
                         .S_PREADY
                                              (gpio1)
124
                         .gpio
125
126
                 // GPIO2 for Seven segment displays (8 pin)
vmicro16_gpio_apb # (
    .BUS_WIDTH ( `APB_WIDTH),
    .DATA_WIDTH ( `DATA_WIDTH),
    .PORTS ( `APB_GPIO2_PINS),
127
128
129
130
131
132
                        .NAME
                                              ("GPI02")
133
                ) gpio2_apb (
                        .clk
                                              (clk)
134
                                              (CIR),
(reset),
to master interface
(M_PADDR),
(M_PWRITE),
(M_PSELX[`APB_PSELX_GPI02]),
                        .reset
135
                        // apb slave
.S PADDR
136
137
                        .S_PWRITE
138
139
                         .S_PSELx
                                              (M_PENABLE),
(M_PWDATA),
(M_PRDATA['APB_PSELX_GPIO2*'DATA_WIDTH +: 'DATA_WIDTH]),
(M_PREADY['APB_PSELX_GPIO2]),
                        .S_PENABLE
.S_PWDATA
140
141
142
                        .S_PRDATA
143
                         .S PREADY
                                              (gpio2)
144
                         .gpio
145
146
                147
148
149
150
                 ) uart0_apb (
                        .clk
                                              (clk).
151
                         .reset
                                              (reset),
152
                        // apb slave to master interface
.S_PADDR (M_PADDR),
153
154
                                              (M_PWRITE),
(M_PSELx['APB_PSELX_UARTO]),
(M_PENABLE),
                        .S_PWRITE
155
156
                        .S PSELx
                        .S_PENABLE
157
                                              (M_PWDATA),
(M_PWDATA),
(M_PRDATA['APB_PSELX_UARTO*'DATA_WIDTH +: 'DATA_WIDTH]),
(M_PREADY['APB_PSELX_UARTO]),
                        .S_PWDATA
158
159
                        .S_PRDATA
                        .S_PREADY (
// wart wires
160
161
                         .tx_wire
                                               (uart_tx),
162
163
                        .rx_wire
                                              (uart_rx)
164
165
                 timer_apb timr0 (
    .clk (clk);
166
167
                                              (reset),
                        .reset
168
                        // apb slave to master interface
.S_PADDR (M_PADDR),
.S_PWRITE (M_PWRITE),
.S_PSELX (M_PSELX[`APB_PSELX_TIMRO]),
169
170
171
                        .S_PENABLE (M_PENABLE),
173
```

```
(M_PWDATA),
(M_PRDATA[^APB_PSELX_TIMRO*`DATA_WIDTH +: `DATA_WIDTH]),
(M_PREADY[^APB_PSELX_TIMRO])
174
                       .S_PWDATA
                       .S_PRDATA
.S_PREADY
175
176
                       `ifdef DEF_ENABLE_INT
178
                                                            [`DEF_INT_TIMRO]),
                       ,.out
                                            (ints
179
                       .int_data
                                            (ints_data[`DEF_INT_TIMRO*`DATA_WIDTH +: `DATA_WIDTH])
180
181
                        endif
               ):
182
183
                // Shared register set for system-on-chip info
// RO = number of cores
vmicro16_regs_apb # (
184
185
186
                       .BUS_WIDTH
.DATA_WIDTH
.CELL_DEPTH
187
                                                          ( APB_WIDTH)
                                                          (`DATA_WIDTH),
188
                                                          (8),
189
                                                        ( CORES),
( SLAVES)
190
                       .PARAM_DEFAULTS_RO
191
                       .PARAM_DEFAULTS_R1
                ) regs0_apb (
192
193
                       .clk
                                            (clk),
194
                       .reset
                                            (reset),
                       // apb slave to master interface
.S_PADDR (M_PADDR),
195
196
                                            (M_PWRITE),
(M_PSELx[`APB_PSELX_REGSO]),
197
                        .S_PWRITE
                       .S PSELx
198
                       .S_PENABLE
                                            (M_PENABLE),
199
                       .S_PWDATA
                                            (M_PWDATA),
(M_PRDATA[^APB_PSELX_REGSO*`DATA_WIDTH +: `DATA_WIDTH]),
(M_PREADY[^APB_PSELX_REGSO])
200
                       .S_PRDATA
.S_PREADY
201
202
               );
203
204
               vmicro16_bram_ex_apb # (
   .BUS_WIDTH ('APB_WIDTH),
   .MEM_WIDTH ('DATA_WIDTH),
   .MEM_DEPTH ('APB_BRAMO_CELLS),
   .CORE_ID_BITS ('clog2('CORES))
205
206
207
208
209
210
                ) bram_apb (
                      .clk
211
                                            (clk)
                                            (reset),
212
                       .reset
                      .reset (reset),
// apb slave to master interface
.S_PADDR (M_PADDR),
.S_PWRITE (M_PWRITE),
.S_PSELx (M_PSELx[`APB_PSELX_BRAMO]),
.S_PENABLE (M_PENABLE),
.S_PWDATA (M_PWDATA),
.S_PRDATA (M_PRDATA[`APB_PSELX_BRAMO*`DATA_WIDTH +: `DATA_WIDTH]),
.S_PREADY (M_PREADY[`APB_PSELX_BRAMO])
213
214
215
216
217
218
219
220
221
222
               // There must be atleast 1 core
`static_assert(`CORES > 0)
`static_assert(`DEF_MEM_INSTR_DEPTH > 0)
`static_assert(`DEF_MMU_TIMO_CELLS > 0)
223
224
225
226
227
228
         // Single instruction memory `ifndef DEF_CORE_HAS_INSTR_MEM
229
230
                // slave input/outputs from interconnect
wire [`APB_WIDTH-1:0] instr_M_F
231
                                                                     instr_M_PADDR;
instr_M_PWRITE;
232
233
                wire
                                                                                                 // not shared
                wire [1-1:0]
234
                                                                     instr_M_PSELx;
instr_M_PENABLE;
235
                wire
               wire ['DATA_WIDTH-1:0]
wire [1*'DATA_WIDTH-1:0]
wire [1-1:0]
236
                                                                      instr_M_PWDATA;
237
                                                                     instr_M_PRDATA; // slave response
instr_M_PREADY; // slave response
238
239
               // Master apb interfaces
wire [ CORES* APB_WIDTH-1:0]
wire [ CORES-1:0]
wire [ CORES-1:0]
wire [ CORES-1:0]
wire [ CORES* DATA_WIDTH-1:0]
wire [ CORES* DATA_WIDTH-1:0]
wire [ CORES-1:0]
240
                                                                     instr_w_PADDR;
instr_w_PWRITE;
241
242
                                                                      instr_w_PSELx;
243
                                                                     instr_w_PENABLE;
instr_w_PWDATA;
244
245
                                                                     instr_w_PRDATA;
246
247
                                                                     instr_w_PREADY;
248
               249
250
251
252
                                                   (1),
("INSTR_ROM_G")
                       .USE_INITS
253
254
               ) instr_rom_apb (
255
256
                      .clk
                                                   (clk),
                       .reset
                                                   (reset),
257
                                                   (instr_M_PADDR),
258
                       .S_PWRITE
259
                                                   (instr_M_PSELx),
(instr_M_PENABLE),
260
                       .S_PSELx
                      .S_PENABLE
.S_PWDATA
261
                                                   (),
(instr_M_PRDATA),
(instr_M_PREADY)
262
                       .S_PRDATA
264
                       .S_PREADY
```

```
265
            );
266
             apb_intercon_s # (
267
                  .MASTER_PORTS
.SLAVE_PORTS
                                         ( CORES),
268
                                         (1),
(`APB_WIDTH),
(`DATA_WIDTH),
269
                   .BUS_WIDTH
270
                  .DATA_WIDTH
271
                   .HAS_PSELX_ADDR (0)
272
            ) apb_instr_intercon (
.clk (clk),
273
274
275
                  .reset
                                   (reset),
                  // APB master from cores
// master
276
277
                  .S_PADDR
                                   (instr_w_PADDR)
                   .S PWRITE
                                   (instr_w_PWRITE), (instr_w_PSELx),
279
                  .S_PSELx
280
281
                  .S_PENABLE
                                   (instr_w_PENABLÉ),
                  .S_PWDATA
                                   (instr_w_PWDATA),
(instr_w_PRDATA),
(instr_w_PREADY),
282
283
284
                  .S_PREADY
                  // shared bus slaves
// slave outputs
.M_PADDR (instr_M_PADDR)
285
286
287
                                   (instr_M_PWRITE),
(instr_M_PSELx),
(instr_M_PENABLE),
288
                   .M_PWRITE
                  .M PSELx
289
                  M_PENABLE
290
                  .M_PWDATA
                                   (instr_M_PWDATA),
291
                                   (instr_M_PRDATA)
(instr_M_PREADY)
292
                   .M PRDATA
                   .M_PREADY
293
294
       `endif
295
296
             genvar i;
297
             generate for(i = 0; i < `CORES; i = i + 1) begin : cores</pre>
298
299
                  vmicro16_core # (
300
                                                    (i),
(`DATA_WIDTH),
301
                        .CORE_ID
.DATA_WIDTH
302
303
                        .MEM_INSTR_DEPTH
                                                    ('DEF_MEM_INSTR_DEPTH),
304
                        .MEM_SCRATCH_DEPTH (`DEF_MMU_TIMO_CELLS)
305
                  ) c1 (
306
                        .clk
                                         (clk),
307
308
                                         (reset),
                        .reset
309
                        // debug
310
                                         (w_halt[i]),
311
                        .halt
312
                        // interrupts
313
314
                        .ints
                                         (ints)
                        .ints_data (ints_data),
315
316
                        // Output master port 1
.w_PADDR (w_PADDR
.w_PWRITE (w_PWRITE
317
                                                        [`APB_WIDTH*i +: `APB_WIDTH]
[i]
318
319
                        .w_PSELx
                                         (w_PSELx
320
                                        321
                        .w_PENABLE
                        .w_PWDATA
322
                        .w_PRDATA
323
324
                        .w_PREADY
325
       `ifndef DEF_CORE_HAS_INSTR_MEM
                       _CORE_HAS_INSTR_MEM

// APB instruction rom
, // Output master port 2
.w2_PADDR (instr_w_PADDR [`APB_WIDTH*i +: `APB_WIDTH] ),
//.w2_PWRITE (instr_w_PWRITE [i] ),
.w2_PSELx (instr_w_PSELx [i] ),
.w2_PENABLE (instr_w_PENABLE [i] ),
//.w2_PWDATA (instr_w_PWDATA [`DATA_WIDTH*i +: `DATA_WIDTH]),
.w2_PRDATA (instr_w_PRDATA [`DATA_WIDTH*i +: `DATA_WIDTH]),
.w2_PREADY (instr_w_PREADY [i] )

326
327
328
329
330
331
332
333
334
335
       `endif
336
                  );
337
338
             end
             endgenerate
339
340
341
             342
343
344
345
            346
347
348
349
350
351
352
             integer i2;
353
354
                 for(i2 = 0; i2 < `CORES; i2 = i2 + 1) begin
355
```

```
bus_core_times[i2] = 0;
core_work_times[i2] = 0;
356
357
358
359
                           // total bus time
360
                          generate
361
                                    genvar g2;
for (g2 = 0; g2 < `CORES; g2 = g2 + 1)
always @(posedge clk) begin
    if (w_PSELx[g2])
362
363
364
365
366
                                                           bus_core_times[g2] <= bus_core_times[g2] + 1;</pre>
367
                                               // Core working time
if (!w_PSELx[g2] && !instr_w_PSELx[g2])
    if (!w_halt[g2])
        core_work_times[g2] <= core_work_times[g2] + 1;</pre>
368
369
370
371
372
                                     end
373
                          endgenerate
374
375
                          reg [15:0] bus_time_average = 0;
                         reg [15:0] bus_reqs_average = 0;
reg [15:0] fetch_time_average = 0;
reg [15:0] work_time_average = 0;
376
377
378
379
                          always @(all_halted) begin
for (i2 = 0; i2 < `CORES; i2 = i2 + 1) begin
380
381
                                               tize_o, iz content to the content to
382
383
384
385
386
                                     end
387
                                    bus_time_average = bus_time_average / `CORES;
bus_reqs_average = bus_reqs_average / `CORES;
fetch_time_average = fetch_time_average / `CORES;
work_time_average = work_time_average / `CORES;
388
389
390
391
392
393
                          394
                         395
396
397
398
                         // rising edges of each
wire [`CORES-1:0] bus_core_reqs_real;
// storage for counters for each core
reg [15:0] bus_core_reqs_count [0:`CORES-1];
399
400
401
402
403
                          initial
                                     for(i2 = 0; i2 < `CORES; i2 = i2 + 1)
404
405
                                               bus_core_reqs_count[i2] = 0;
406
                          // 1 clk delay to detect rising edge
always @(posedge clk)
407
408
409
                                     bus_core_reqs_last <= w_PSELx;</pre>
410
411
                          generate
                                    genvar g3;

for (g3 = 0; g3 < `CORES; g3 = g3 + 1) begin

// Detect new reqs for each core
412
413
414
                                     assign bus_core_reqs_real[g3] = w_PSELx[g3] > bus_core_reqs_last[g3];
416
417
418
                                     always @(posedge clk)
                                                if (bus_core_reqs_real[g3])
  bus_core_reqs_count[g3] <= bus_core_reqs_count[g3] + 1;</pre>
419
420
421
422
                          end
423
                          endgenerate
424
425
                         426
427
428
429
430
                          integer i3;
431
432
                          initial
                                    for(i3 = 0; i3 < `CORES; i3 = i3 + 1)
   instr_fetch_times[i3] = 0;</pre>
433
434
435
                          // total bus time
// Instruction fetches occur on the w2 master port
436
437
438
                          generate
                                    439
440
441
442
                                                                      instr_fetch_times[g4] <= instr_fetch_times[g4] + 1;</pre>
443
                          endgenerate
444
446
```

```
447 endif // end FORMAL
448
449 endmodule
```

### B.4 vmicro16\_periph.v

Various memory-mapped APB peripherals, such as GPIO, UART, timers, and memory.

```
// Vmicro16 peripheral modules
       `include "vmicro16_soc_config.v"
 3
       module timer_apb # (
    parameter CLK_HZ = 50_000_000
) (
 6
 8
              input clk,
             input reset,
10
11
             input clk_en,
12
             // 0 16-bit value R/
// 1 16-bit control R
// 2 16-bit prescaler
input [1:0]
                                            R/W
13
                                                      b0 = start, b1 = reset
15
                                                                  S_PADDR,
16
18
              {\tt input}
                                                                  S PWRITE.
                                                                  S_PSELx,
19
              input
                                                                   S_PENABLE,
                                [ DATA_WIDTH-1:0]
21
                                                                  S PWDATA.
22
              output reg [`DATA_WIDTH-1:0]
23
              output
                                                                  S_PREADY,
25
              output out,
output [`DATA_WIDTH-1:0] int_data
26
28
       );
              //assign S_PRDATA = (S_PSELx & S_PENABLE) ? swex_success ? 16'hF0F0 : 16'h0000;
assign S_PREADY = (S_PSELx & S_PENABLE) ? 1'b1 : 1'b0;
wire en = (S_PSELx & S_PENABLE);
29
31
              wire
                                        = (en & S_PWRITE);
32
              wire
33
             reg [`DATA_WIDTH-1:0] r_counter = 0;
reg [`DATA_WIDTH-1:0] r_load = 0;
reg [`DATA_WIDTH-1:0] r_pres = 0;
reg [`DATA_WIDTH-1:0] r_ctrl = 0;
35
36
38
              localparam CTRL_START = 0;
39
              localparam CTRL_RESET = 1;
41
             localparam CTRL_INT
42
             localparam ADDR_LOAD = 2'b00;
localparam ADDR_CTRL = 2'b01;
localparam ADDR_PRES = 2'b10;
43
45
46
             always @(*) begin
S_PRDATA = 0;
47
48
                    if (en)
49
                           case(S_PADDR)
                                 ADDR_LOAD: S_PRDATA = r_counter;
ADDR_CTRL: S_PRDATA = r_ctrl;
//ADDR_CTRL: S_PRDATA = r_pres;
51
52
53
                                 default:
                                                  S_{PRDATA} = 0;
                           endcase
55
56
             // prescaler counts from r_pres to 0, emitting a stb signal
// to enable the r_counter step
reg [`DATA_WIDTH-1:0] r_pres_counter = 0;
wire counter_en = (r_pres_counter == 0);
always @(posedge clk)
    if (r_pres_counter == 0)
58
59
61
62
63
                    if (r_pres_counter == 0)
                          r_pres_counter <= r_pres;
                    else
65
66
                          r_pres_counter <= r_pres_counter - 1;</pre>
              always @(posedge clk)
    if (we)
68
69
                           case(S_PADDR)
                                     Write to the load register:
Set load register
                                         Set counter register
                                 ADDR_LOAD: begin r_load r_counter
                                                                  <= S_PWDATA;
                                        "_counter

sdisplay($time, "\t\ttimr0: WRITE LOAD: %h", S_PWDATA);
76
```

```
ADDR_CTRL: begin
    r_ctrl <= S_PWDATA;</pre>
 79
 80
                               $display($time, "\t\ttimr0: WRITE CTRL: %h", S_PWDATA);
 81
                          end
ADDR_PRES: begin
r bres <= S_PWDATA;
 83
 84
                               $display($time, "\t\ttimr0: WRITE PRES: %h", S_PWDATA);
 85
 86
                          end
                     endcase
 87
 88
                else
 89
                     if (r_ctrl[CTRL_START]) begin
                        if (r_counter == 0)
    r_counter <= r_load;</pre>
 90
 91
                          else if(counter_en)
                     r_counter <= r_counter -1;
end else if (r_ctrl[CTRL_RESET])</pre>
 93
 94
                         r_counter <= r_load;
 96
           // generate the output pulse when r_counter == 0
// out = (counter reached zero & counter started)
assign out = (r_counter == 0) && r_ctrl[CTRL_START]; // &% r_ctrl[CTRL_INT];
assign int_data = {`DATA_WIDTH{1'b1}};
 97
 98
 99
100
101
102
      // APB wrapped vmicro16_bram
module vmicro16_bram_apb # (
103
104
        parameter BUS_WIDTH
parameter MEM_WIDTH
parameter MEM_DEPTH
parameter APB_PADDR
105
106
                                       = 16,
                                       = 64,
107
                                       = 0,
108
           parameter USE_INITS parameter NAME
                                       = 0,
= "BRAM".
109
110
           parameter CORE_ID
111
      ) (
           input clk,
input reset,
113
           114
116
117
118
           input
                                                  S_PENABLE,
119
           input
           input [BUS_WIDTH-1:0]
                                                  S PWDATA.
120
121
           output [BUS_WIDTH-1:0]
                                                  S_PRDATA,
122
                                                  SPREADY
123
           output
      );
124
           wire [MEM_WIDTH-1:0] mem_out;
126
           127
128
129
130
           131
132
133
134
135
136
                if (we)
                     137
138
130
           vmicro16_bram # (
    .MEM_WIDTH (
140
                               (MEM_WIDTH), (MEM_DEPTH), (NAME),
141
142
                 .MEM_DEPTH
                .NAME
143
                .USE_INITS
144
145
                .CORE_ID
           ) bram_apb (
146
                               (clk)
                .clk
147
                .reset
                               (reset),
149
                .mem_addr
                               (S_PADDR)
150
                               (S_PWDATA),
                .mem_in
151
152
                .mem_we
                               (we),
                               (mem_out)
                .mem_out
153
154
155
      endmodule
156
      // Shared memory with hardware monitor (LWEX/SWEX)
157
      module vmicro16_bram_ex_apb # (
parameter BUS_WIDTH = 16
parameter MEM_WIDTH = 16
                                    = 16,
= 16,
159
160
           parameter MEM_DEPTH
161
           parameter CORE_ID_BITS = 3,
parameter SWEX_SUCCESS = 16'h0000,
162
163
           parameter SWEX_FAIL
                                      = 16'h0001
164
      ) (
165
           input clk,
166
           input reset,
167
           // |19 |18 |16
                                                 /15
                                                                 01
169
```

```
// | LWEX | SWEX | 3 bit CORE_ID |
input [`APB_WIDTH-1:0] S_P
170
                                                            S_PADDR /
                                                   S_PADDR,
171
172
                                                    S PWRITE.
173
                                                    S_PSELx,
S_PENABLE,
174
            input
            input
175
                    [MEM_WIDTH-1:0]
176
            input
177
            output reg [MEM_WIDTH-1:0]
                                                    S_PRDATA,
178
179
            output
180
      );
            // exclusive flag checks
wire [MEM_WIDTH-1:0] mem_out;
181
182
                                      swex_success = 0;
184
            localparam ADDR_BITS = `clog2(MEM_DEPTH);
185
186
           // hack to create a 1 clock delay to S_PREADY
// for bram to be ready
reg cdelay = 1;
187
188
189
            always @(posedge clk)
if (S_PSELx)
190
191
                     cdelay <= 0;
192
193
                 else
                     cdelav <= 1:
194
195
           196
197
198
199
200
            // Similar to:
201
                http://infocenter.arm.com/help/index.jsp?topic=/com.arm.doc.dui0204f/Cihbghef.html
202
203
            // mem_wd is the CORE\_ID sent in bits [18:16]
204
           // mem_wd is the CORE_ID sent in oils [io:10]
localparam TOP_BIT_INDEX = `APB_WIDTH -1;
localparam PADDR_CORE_ID_MSB = TOP_BIT_INDEX - 2;
localparam PADDR_CORE_ID_LSB = PADDR_CORE_ID_MSB - (CORE_ID_BITS-1);
205
206
207
208
            // [LWEX, CORE_ID, mem_addr] from S_PADDR wire = S_P
209
                                                         = S_PADDR[TOP_BIT_INDEX];
= S_PADDR[TOP_BIT_INDEX-1];
           wire
210
211
           wire
                                          swex
            wire [CORE_ID_BITS-1:0] core_id
                                                        = S_PADDR[PADDR_CORE_ID_MSB:PADDR_CORE_ID_LSB];
212
           // CORE_ID to write to ex_flags register
wire [ADDR_BITS-1:0] mem_addr = S_PADDR[ADDR_BITS-1:0];
213
214
215
           216
217
218
219
           // Check exclusive access flags
always @(*) begin
220
221
                swex_success = 0;
222
223
                 if (en)
                      en)
// bug!
if (!swex && !lwex)
224
225
226
                          swex_success = 1;
227
                      else if (swex)
                          if (is_locked && !is_locked_self)
228
                          // someone else has locked it
swex_success = 0;
else if (is_locked && is_locked_self)
229
230
231
232
                               swex_success = 1;
233
            end
234
235
           always @(*)
236
                 if (swex)
                      if (swex_success)
    S_PRDATA = SWEX_SUCCESS;
237
238
239
                          S_PRDATA = SWEX_FAIL;
240
241
                 else
                      S_PRDATA = mem_out;
242
243
           244
^{245}
246
           reg [CORE_ID_BITS:0] reg_wd;
always @(*) begin
   reg_wd = {{CORE_ID_BITS}{1'b0}};
247
248
250
251
                 if (en)
                     if (lwex)
if (lwex)
// and not already locked
if (lis_locked) begin
reg_wd = (core_id + 1)
                           f wanting to lock the addr
252
253
254
255
                               reg_wd = (core_id + 1);
256
257
                      else if (swex)
258
                          if (is_locked && is_locked_self)
    reg_wd = {{CORE_ID_BITS}{1'b0}};
259
260
```

```
261
           end
262
            // Exclusive flag for each memory cell
263
264
            vmicro16_bram # (
                                (CORE_ID_BITS + 1), (MEM_DEPTH),
265
                 .MEM WIDTH
                 .MEM_DEPTH
266
                                (0),
                 .USE_INITS
267
268
                 .NAME
                                ("rexram")
           ) ram_exflags (
269
270
271
                 .reset
                                (reset),
272
273
                 .mem_addr
                                (mem_addr),
274
                 .mem_in
                                (reg_wd),
                                (reg_we),
(ex_flags_read)
275
                 .mem we
276
                 .mem out
           );
278
           always @(*)
279
280
                 if (S_PSELx && S_PENABLE)
                      $display($time, "\t\tBRAMex[%h] READ %h\tCORE: %h", mem_addr, mem_out, S_PADDR[16 +: CORE_ID_BITS]);
281
282
           always @(posedge clk)
283
284
                 if (we)
                      **Sdisplay($time, "\t\tBRAMex[%h] WRITE %h\tCORE: %h", mem_addr, S_PWDATA, S_PADDR[16 +: CORE_ID_BITS]);
285
286
287
            vmicro16_bram #
                                (MEM_WIDTH), (MEM_DEPTH),
                 .MEM_WIDTH .MEM_DEPTH
288
289
                 .USE_INITS
290
                                ("BRAMexinst")
291
                 .NAME
           ) bram_apb (
292
293
                                (clk),
294
                 .reset
                                (reset),
295
                 .mem_addr
                                (mem_addr),
296
297
                 .mem_in
                                (S_PWDATA),
298
                 .mem_we
                                (we && swex_success),
299
                                (mem_out)
                 .mem_out
           );
300
301
      endmodule
302
       // Simple APB memory-mapped register set
303
      module vmicro16_regs_apb # (
parameter BUS_WIDTH
parameter DATA_WIDTH
304
                                               = 16.
305
                                               = 16,
306
           parameter CELL_DEPTH = 8,
parameter PARAM_DEFAULTS_RO = 0,
parameter PARAM_DEFAULTS_R1 = 0
                                              = 8,
307
308
309
310
      ) (
311
            input clk,
312
           input reset,
// APB Slave to master interface
313
314
            input ['clog2(CELL_DEPTH)-1:0] S_PADDR;
                                                    S PWRITE.
315
            input
                                                    S_PSELx,
316
            input
                                                    S_PENABLE,
317
            input
            input [DATA_WIDTH-1:0]
318
                                                    S_PWDATA,
319
320
            output [DATA_WIDTH-1:0]
                                                    S_PRDATA,
321
            output
                                                    S PREADY
      );
322
323
            wire [DATA_WIDTH-1:0] rd1;
324
           assign S_PRDATA = (S_PSELx & S_PENABLE) ? rd1 : 16'h0000; assign S_PREADY = (S_PSELx & S_PENABLE) ? 1'b1 : 1'b0; assign reg_we = (S_PSELx & S_PENABLE & S_PWRITE);
325
326
327
328
           always Q(*)
329
                 if (reg_we)
330
                      $display($time, "\t\tREGS_APB[%h] <= %h",
S_PADDR, S_PWDATA);</pre>
331
332
333
334
            always @(*)
                  rassert(reg_we == (S_PSELx & S_PENABLE & S_PWRITE))
335
336
337
            vmicro16_regs # (
                                          (CELL_DEPTH), (DATA_WIDTH),
                 .CELL_DEPTH .CELL_WIDTH
338
339
                 .PARAM_DEFAULTS_RO
                                           (PARAM_DEFAULTS_RO),
340
                                          (PARAM DEFAULTS R1)
341
                 .PARAM_DEFAULTS_R1
           ) regs_apb (
342
                .clk
                           (clk),
343
344
                 .reset (reset),
                // port
345
                           (S_PADDR),
346
347
                 .rd1
                           (rd1),
                           (reg_we),
(S_PADDR),
(S_PWDATA)
348
                 .we
                 .ws1
349
350
                 .wd
                 // port 2 unconnected
351
```

```
//.rs2
//.rd2
352
                                      (),
353
              );
354
355
        endmodule
356
         // Simple GPIO write only peripheral
357
        module vmicro16_gpio_apb # (
    parameter BUS_WIDTH = 16,
    parameter DATA_WIDTH = 16,
    parameter PORTS = 8,
358
359
360
361
              parameter NAME
362
        ) (
363
               input clk,
364
365
               input reset,
               // APB Slave to master interface input [0:0]
366
                                                                   S_PADDR, // not used (optimised out)
367
368
               input
                                                                   S_PWRITÉ,
                                                                   S_PSELx,
S_PENABLE,
369
               input
370
               input
               input [DATA_WIDTH-1:0]
371
                                                                   S_PWDATA,
372
                                                                   S_PRDATA,
S_PREADY,
               output [DATA_WIDTH-1:0]
373
               output
374
               output reg [PORTS-1:0]
375
        );
376
              assign S_PRDATA = (S_PSELx & S_PENABLE) ? gpio : 16'h0000;
assign S_PREADY = (S_PSELx & S_PENABLE) ? 1'b1 : 1'b0;
assign ports_we = (S_PSELx & S_PENABLE & S_PWRITE);
377
378
379
380
               always @(posedge clk)
381
                     if (reset)
    gpio <= 0;
else if (ports_we) begin
    $\display(\$\time, "\t\\\s <= \\h\", NAME, S_PWDATA[PORTS-1:0]);
    gpio <= S_PWDATA[PORTS-1:0];
end</pre>
382
383
384
385
386
387
388
        endmodule
```

#### B.5 vmicro16.v

Vmicro16 CPU core module.

```
// This file contains multiple modules.
// Verilator likes 1 file for each module
/* verilator lint_off DECLFILENAME */
/* verilator lint_off UNUSED */
/* verilator lint_off BLKSEQ */
/* verilator lint_off WIDTH */
 3
 4
 6
         // Include Vmicro16 ISA containing definitions for the bits `include "vmicro16_isa.v" \,
 9
10
         `include "clog2.v"
`include "formal.v"
11
12
13
14
         // This module aims to be a SYNCHRONOUS, WRITE_FIRST BLOCK RAM
// https://www.xilinx.com/support/documentation/user_guides/ug473_7Series_Memory_Resources.pdf
// https://www.xilinx.com/support/documentation/user_guides/ug383.pdf
// https://www.xilinx.com/support/documentation/sw_manuals/xilinx2016_4/ug901-vivado-synthesis.pdf
module vmicro16_bram # (
16
17
19
20
                  parameter MEM_WIDTH
parameter MEM_DEPTH
parameter CORE_ID
                                                                      = 64,
22
                                                                     = 0,
23
                  parameter CURE_ID = 0,
parameter USE_INITS = 0,
parameter PARAM_DEFAULTS_R0 = 0,
parameter PARAM_DEFAULTS_R1 = 0,
parameter PARAM_DEFAULTS_R2 = 0,
24
25
26
27
                  parameter PARAM_DEFAULTS_R3 = 0,
29
                  parameter NAME
         ) (
30
                  input clk,
32
                  input reset,
33
                                           [`clog2(MEM_DEPTH)-1:0] mem_addr,
[MEM_WIDTH-1:0] mem_in,
34
                   input
35
36
                   input
                                                                                               mem we.
                  output reg [MEM_WIDTH-1:0]
37
                                                                                               mem_out
         );
                  // memory vector
(* ram_style = "block" *)
reg [MEM_WIDTH-1:0] mem [0:MEM_DEPTH-1];
39
40
42
                   // not synthesizable
43
                  integer i;
44
```

```
initial begin
  for (i = 0; i < MEM_DEPTH; i = i + 1) mem[i] = 0;
  mem[0] = PARAM_DEFAULTS_R0;</pre>
 45
 46
  47
                                 mem[1] = PARAM_DEFAULTS_R1;
mem[2] = PARAM_DEFAULTS_R2;
 49
                                 mem[3] = PARAM_DEFAULTS_R3;
  50
  51
                                 if (USE_INITS) begin
   //`define TEST_SW
   ifdef TEST_SW
  52
 53
  54
  55
                                            $readmemh("E:\\Projects\\uni\\vmicro16\\sw\\verilog_memh.txt", mem);
  56
  57
                                            `define TEST_ASM
`ifdef TEST_ASM
$readmemh("E:\\Projects\\uni\\vmicro16\\sw\\asm.s.hex", mem);
  59
 60
  61
                                              endif
  62
                                           //`define TEST_COND
  ifdef TEST_COND
mem[0] = {`VMICR016_OP_MOVI,
mem[0] = {`VMICR016_OP_MOVI,
 63
  64
                                                                                                                            3'h7, 8'hCO}; // lock
3'h7, 8'hCO}; // lock
  65
 66
 67
  68
                                           //`define TEST_CMP
  `ifdef TEST_CMP
  mem[0] = { 'VMICR016_OP_MOVI,
  mem[1] = { `VMICR016_OP_CMP,
  mem[2] = { `VMICR016_OP_CMP,
 69
  70
                                                                                                                            3'h0, 8'h0A};
3'h1, 8'h0B};
3'h1, 3'h0, 5'h1};
  71
  72
  73
  74
  75
                                          //define TEST_LWEX

`ifdef TEST_LWEX

mem[0] = {`VMICR016_OP_MOVI,
mem[1] = {`VMICR016_OP_SW,
mem[2] = {`VMICR016_OP_LW,
mem[3] = {`VMICR016_OP_LWEX,
mem[4] = {`VMICR016_OP_SWEX,
`ondif
  76
  77
                                                                                                                            3'h0, 8'hC5};
3'h0, 3'h0, 5'h1};
3'h2, 3'h0, 5'h1};
  79
  80
  81
                                                                                                                             3'h2, 3'h0, 5'h1};
                                                                                                                             3'h3, 3'h0, 5'h1};
  82
 83
                                              endif
  84
                                          //define TEST_MULTICORE

`ifdef TEST_MULTICORE
mem[0] = {`VMICR016_OP_MOVI,
mem[1] = {`VMICR016_OP_SW,
mem[2] = {`VMICR016_OP_SW,
mem[3] = {`VMICR016_OP_MOVI,
mem[4] = {`VMICR016_OP_MOVI,
mem[5] = {`VMICR016_OP_MOVI,
mem[7] = {`VMICR016_OP_MOVI,
mem[8] = {`VMICR016_OP_MOVI,
mem[9] = {`VMICR016_OP_SW,
`endif
  85
 86
                                                                                                                             3'h0, 8'h90};
  87
                                                                                                                             3'h1, 8'h33};
3'h1, 3'h0, 5'h0};
3'h0, 8'h80};
  89
 90
                                                                                                                             3'h2, 3'h0, 5'h0};
3'h1, 8'h33};
  91
 92
                                                                                                                             3'h1, 8'h33};
 93
                                                                                                                             3'h1, 8'h33};
3'h0, 8'h91};
3'h2, 3'h0, 5'h0};
  94
 95
 96
 97
 98
                                          //`define TEST_BR

`ifdef TEST_BR

mem[0] = {`VMICR016_OP_MOVI, 3'h0, 8'h0};

mem[1] = {`VMICR016_OP_MOVI, 3'h3, 8'h3};

mem[2] = {`VMICR016_OP_MOVI, 3'h1, 8'h2};

mem[3] = {`VMICR016_OP_ARITH_U, 3'h0, 3'h1, 5'b11111};

mem[4] = {`VMICR016_OP_BR, 3'h3, `VMICR016_OP_BR_U};

mem[5] = {`VMICR016_OP_MOVI, 3'h0, 8'hFF};
 99
100
101
102
103
104
105
106
107
108
                                           // define ALL_TEST
109
110
                                            // Standard all test
// REGSO
111
112
                                           mem[0] = {`VMICRO16_OP_MOVI,
mem[1] = {`VMICRO16_OP_SW,
mem[2] = {`VMICRO16_OP_SW,
// GPIO0
                                                                                                                            3'h0, 8'h81};
3'h1, 3'h0, 5'h0}; // MMU[Ox81] = 6
3'h2, 3'h0, 5'h1}; // MMU[Ox82] = 6
113
114
115
116
                                           mem[3] = {`VMICRO16_OP_MOVI,
mem[4] = {`VMICRO16_OP_MOVI,
mem[5] = {`VMICRO16_OP_SW,
mem[6] = {`VMICRO16_OP_LW,
                                                                                                                             3'h0, 8'h90};
117
                                                                                                                            3'h1, 8'hD};
3'h1, 3'h0, 5'h0};
3'h2, 3'h0, 5'h0};
118
119
120
                                            // TIMO
121
                                           mem[7] = {`VMICRO16_OP_MOVI,
mem[8] = {`VMICRO16_OP_LW,
                                                                                                                            3'h0, 8'h07};
3'h3, 3'h0, 5'h03};
122
123
                                         UARTO
                                                                                                                              3'h0, 8'hA0}; // UAF
3'h1, 8'h41}; // asc
3'h1, 3'h0, 5'h0};
3'h1, 8'h42}; // ascii B
3'h1, 3'h0, 5'h0};
3'h1, 8'h43}; // ascii C
3'h1, 3'h0, 5'h0};
3'h1, 8'h44}; // ascii D
3'h1, 3'h0, 5'h0};
3'h1, 8'h45}; // ascii D
3'h1, 3'h0, 5'h0};
                                                                                                                                                                              // UARTO
// ascii A
125
126
127
128
129
130
131
132
133
135
```

```
3'h1, 8'h46}; // ascii E
3'h1, 3'h0, 5'h0};
                                                  mem[20] = {`VMICRO16_OP_MOVI,
mem[21] = {`VMICRO16_OP_SW,
136
137
                                                    // BRAMO
138
                                                  // BRANU
mem[22] = {`VMICRO16_OP_MOVI,
mem[23] = {`VMICRO16_OP_MOVI,
mem[24] = {`VMICRO16_OP_SW,
mem[25] = {`VMICRO16_OP_LW,
                                                                                                                                                    3'h0, 8'hCO};
3'h1, 8'hA};
3'h1, 3'h0, 5'h5};
139
140
141
                                                                                                                                                     3'h2, 3'h0, 5'h5};
142
                                                  | Wilder | W
143
                                                                                                                                                    3'h0, 8'h91};
3'h1, 8'h12};
3'h1, 3'h0, 5'h0};
3'h2, 3'h0, 5'h0};
144
145
146
147
                                                    // GPI02
148
                                                  mem[30] = {`VMICRO16_OP_MOVI,
mem[31] = {`VMICRO16_OP_MOVI,
mem[32] = {`VMICRO16_OP_SW,
149
                                                                                                                                                     3'h0, 8'h92};
                                                                                                                                                    3'h1, 8'h56};
3'h1, 3'h0, 5'h0};
150
151
152
                                                    `endif
153
                                                   //`define TEST_BRAM
`ifdef TEST_BRAM
154
155
                                                  mem[0] = {\cappamolecum} VMICRO16_OP_MOVI,
mem[1] = {\cappamolecum} VMICRO16_OP_MOVI,
mem[2] = {\cappamolecum} VMICRO16_OP_SW,
mem[3] = {\cappamolecum} VMICRO16_OP_LW,
156
                                                                                                                                                3'h0, 8'hC0};
3'h1, 8'hA};
3'h1, 3'h0, 5'h5};
3'h2, 3'h0, 5'h5};
157
158
159
160
                                                      endif
161
162
                                       end
163
                           end
164
                           always @(posedge clk) begin
165
                                       166
167
168
169
170
171
                                                  mem_out <= mem[mem_addr];</pre>
173
                            end
174
                            // TODO: Reset impl = every clock while reset is asserted, clear each cell one at a time, mem[i++] <= 0
 175
176
                endmodule
177
178
               module vmicro16_core_mmu # (
parameter MEM_WIDTH = 16,
179
180
181
182
183
                          parameter CORE_ID = 3'h0,
parameter CORE_ID_BITS = clog2('CORES)
184
185
               ) (
186
                            input clk.
187
                           input reset,
188
189
                           input req,
output busy,
190
191
192
                            // From core
193
                                                             [MEM_WIDTH-1:0]
194
                            input
                                                                                                            mmu_addr,
 195
                            input
                                                             [MEM_WIDTH-1:0]
                                                                                                             mmu_in,
196
                            input
                                                                                                              mmu_we
197
                                                                                                              mmu_lwex,
                            input
198
                            input
                                                                                                             mmu_swex,
                            output reg [MEM_WIDTH-1:0] mmu_out,
199
200
                           // interrupts
output reg [`DATA_WIDTH*`DEF_NUM_INT-1:0] ints_vector,
output reg [`DEF_NUM_INT-1:0] ints_mask,
201
202
203
204
                             // TO APB interconnect
205
                           output reg [ APB_WIDTH-1:0] M_PADDR, output reg M_PWRITE,
206
207
                            output reg
                                                                                                                  M_PSELx,
208
                                                                                                                 M_PENABLE,
209
                            output reg
                            output reg [MEM_WIDTH-1:0]
// from interconnect
                                                                                                                M_PWDATA,
210
211
                                                          [MEM_WIDTH-1:0]
                                                                                                                M PRDATA
212
                            input
                                                                                                                 M_PREADY
213
                            input
               );
214
                            localparam MMU_STATE_T1 = 0;
localparam MMU_STATE_T2 = 1;
localparam MMU_STATE_T3 = 2;
216
217
                                                                                                      = MMU_STATE_T1;
218
                            reg [1:0] mmu_state
219
                           reg [MEM_WIDTH-1:0] per_out = 0;
wire [MEM_WIDTH-1:0] tim0_out;
220
221
222
                           assign busy = req || (mmu_state == MMU_STATE_T2);
223
224
                            // tightly integrated memory usage //wire tim0_en = (mmu_addr >= `DEF_MMU_TIM0_S)  
225
226
```

```
// && (mmu_addr <= `DEF_MMU_TIMO_E);
//wire sreg_en = (mmu_addr >= `DEF_MMU_SREG_S)
// && (mmu_addr <= `DEF_MMU_SREG_E);
//wire intv_en = (mmu_addr >= `DEF_MMU_INTSV_S)
// && (mmu_addr <= `DEF_MMU_INTSV_E);
//wire intm_en = (mmu_addr >= `DEF_MMU_INTSM_S)
// && (mmu_addr <= `DEF_MMU_INTSM_S);
227
228
229
230
231
232
233
234
               235
236
237
238
239
240
               wire apb_en
                                       = !(|{tim0_en, sreg_en, intv_en, intm_en});
               wire intr_we = (intr_en && mmu_we);
wire intr_we = (intr_en && mmu_we);
241
242
243
244
               // Special register selects
localparam SPECIAL_REGS = 8;
245
246
^{247}
               wire [MEM_WIDTH-1:0] sr_val;
248
                    Interrupt vector and mask
249
               initial ints_vector = 0;
initial ints mask = 0:
250
251
               wire [2:0] intv_addr = mmu_addr[`clog2(`DEF_NUM_INT)-1:0];
252
               always @(posedge clk)
253
254
                      if (intv_we)
                             ints_vector[intv_addr*`DATA_WIDTH +: `DATA_WIDTH] <= mmu_in;
255
256
257
               always @(posedge clk)
258
                      if (intm_we)
                            ints_mask <= mmu_in;
259
260
261
               always @(ints_vector)
262
                      263
264
265
                            CORE_ID,
ints_vector[0*`DATA_WIDTH +: `DATA_WIDTH],
ints_vector[1*`DATA_WIDTH +: `DATA_WIDTH],
ints_vector[2*`DATA_WIDTH +: `DATA_WIDTH],
ints_vector[3*`DATA_WIDTH +: `DATA_WIDTH],
ints_vector[4*`DATA_WIDTH +: `DATA_WIDTH],
ints_vector[6*`DATA_WIDTH +: `DATA_WIDTH],
ints_vector[6*`DATA_WIDTH +: `DATA_WIDTH],
ints_vector[7*`DATA_WIDTH +: `DATA_WIDTH]);
266
267
268
269
270
271
272
^{273}
274
275
276
               always @(intm_we)
                      $display($time, "\tC%d\t\tintm_we W: %b", CORE_ID, ints_mask);
277
278
               // Output port
always @(*)
279
280
                      if (tim0_en) mmu_out = tim0_out;
else if (sreg_en) mmu_out = sr_val;
else if (intv_en) mmu_out = ints_vector[mmu_addr[2:0]*`DATA_WIDTH
281
282
283
284
                                                                                               +: `DATA_WIDTH];
                      else if (intm_en) mmu_out = ints_mask;
285
286
                                                    mmu_out = per_out;
287
                // APB master to slave interface
288
289
               always @(posedge clk)
                      if (reset) begin
  mmu_state <= MMU_STATE_T1;
  M_PENABLE <= 0;</pre>
290
291
292
                            M_PADDR <= 0;
M_PWDATA <= 0;
M_PSELx <= 0;
M_PWRITE <= 0;
293
294
295
296
297
                      end
298
                      else
299
                             casex (mmu_state)
                                   MMU_STATE_T1: begin
    if (req && apb_en) begin
        M_PADDR <= {mmu_lwex,</pre>
300
301
302
                                                                       mmu_swex,
CORE_ID[CORE_ID_BITS-1:0],
mmu_addr[MEM_WIDTH-1:0]};
303
304
305
306
                                                M_PWDATA <= mmu_in;
M_PSELx <= 1;</pre>
307
308
                                                 M_PWRITE <= mmu_we;</pre>
309
310
                                                mmu_state <= MMU_STATE_T2;</pre>
311
                                         end
312
313
                                   end
314
                                   `ifdef FIX_T3
    MMU_STATE_T2: begin
    M_PENABLE <= 1;</pre>
315
317
```

```
318
                                             if (M_PREADY == 1'b1) begin
    mmu_state <= MMU_STATE_T3;</pre>
319
320
                                              end
321
322
                                       end
323
                                       MMU_STATE_T3: begin
324
325
                                              // Slave has output a ready signal (finished)
M_PENABLE <= 0;</pre>
326
                                             M_PADDR <= 0;
M_PWDATA <= 0;
327
328
                                             M_PSELx <= 0;
M_PWRITE <= 0;
                                                            <= 0;
329
330
                                             // Clock the peripheral output into a reg,
// to output on the next clock cycle
per_out <= M_PRDATA;
331
332
333
334
335
                                             mmu_state <= MMU_STATE_T1;</pre>
                                       end
336
337
                                 `else
                                      338
339
340
341
342
343
                                                    M_PSELx <= 0;
M_PWRITE <= 0;
// Clock the peripheral output into a reg,
// to output on the next clock cycle
344
345
346
347
348
                                                    per_out <= M_PRDATA;</pre>
349
                                                    mmu_state <= MMU_STATE_T1;</pre>
350
                                             end else begin
   M_PENABLE <= 1;</pre>
351
352
                                              end
353
354
                                       end
                                 `endif
355
                           endcase
356
357
              (* ram_style = "block" *)
vmicro16_bram # (
    .MEM_WIDTH (MEM_WIDTH),
    .MEM_DEPTH (SPECIAL_REGS),
    .USE_INITS (0),
    .PARAM_DEFAULTS_RO (CORE_ID),
358
359
360
361
362
363
                     .PARAM_DEFAULTS_R1
.PARAM_DEFAULTS_R2
.PARAM_DEFAULTS_R3
                                                  (`CORES),
(`APB_BRAMO_CELLS),
(`SLAVES),
364
365
366
367
                     .NAME
                                        ("ram_sr")
              ) ram_sr (
368
                                        (clk).
369
                     .clk
                     .reset
370
                                        (reset)
                                        (mmu_addr[`clog2(SPECIAL_REGS)-1:0]),
371
                     .mem_addr
372
                     .mem in
                                       (),
(),
373
                     .mem_we
374
                     .mem_out
                                        (sr_val)
375
376
              // Each M core has a TIMO scratch memory
(* ram_style = "block" *)
vmicro16_bram # (
377
378
379
                                       (MEM_WIDTH),
(MEM_DEPTH),
(0),
("TIMO")
380
                     .MEM_WIDTH
381
                     .MEM_DEPTH .USE_INITS
382
383
                      NAMĒ
384
              ) TIMO (
                                       (clk),
(reset),
385
                     .clk
                     .reset
386
                                        (mmu_addr[7:0]),
387
                     .{\tt mem\_addr}
                                       (mmu_in), (tim0_we)
388
                     .mem_in
389
                     .mem_we
                                        (tim0_out)
390
                     .mem_out
391
              ):
        endmodule
392
393
394
395
        module vmicro16_regs # (
396
              parameter CELL_WIDTH
parameter CELL_DEPTH
parameter CELL_SEL_BITS
parameter CELL_DEFAULTS
397
                                                          = 16,
                                                         = 8,
= clog2(CELL_DEPTH),
398
399
                                                          = 0,
400
              parameter DEBUG_NAME
parameter CORE_ID
401
                                                          = 0,
402
              parameter PARAM_DEFAULTS_RO = 16'h0000,
403
              parameter PARAM_DEFAULTS_R1 = 16'h0000
404
        ) (
405
              input clk,
406
              input reset,
// Dual port register reads
407
408
```

```
input [CELL_SEL_BITS-1:0] rs1, // port 1
output [CELL_WIDTH-1 :0] rd1,
//input [CELL_SEL_BITS-1:0] rs2, // port 2
//output [CELL_WIDTH-1 :0] rd2,
// EX/WB final stage write back
409
410
411
412
413
               input
                                                               we,
414
              input [CELL_SEL_BITS-1:0] input [CELL_WIDTH-1:0]
415
                                                                wsi,
416
                                                                wd
        ):
417
              (* ram_style = "distributed" *)
reg [CELL_WIDTH-1:0] regs [0:CELL_DEPTH-1] /*verilator public_flat*/;
418
419
420
               // Initialise registers with default values
421
              // Really only used for special registers used by the soc
// TODO: How to do this on reset?
integer i;
422
423
424
425
              initial
                    426
427
428
                    else begin
                          p begin
for(i = 0; i < CELL_DEPTH; i = i + 1)
    regs[i] = 0;
regs[0] = PARAM_DEFAULTS_R0;
regs[1] = PARAM_DEFAULTS_R1;</pre>
429
430
431
432
433
                           end
434
              `ifdef ICARUS
435
                    436
437
438
439
440
              `endif
441
442
             always @(posedge clk)
   if (reset) begin
     for(i = 0; i < CELL_DEPTH; i = i + 1)
        regs[i] <= 0;
   regs[0] <= PARAM_DEFAULTS_RO;
   regs[1] <= PARAM_DEFAULTS_R1;
end</pre>
443
444
446
447
448
                    end
449
                    450
451
452
453
                           // Perform the write
454
                          regs[ws1] <= wd;
455
                    end
456
457
              // sync writes, async reads
assign rd1 = regs[rs1];
//assign rd2 = regs[rs2];
458
459
460
        \verb"endmodule"
461
462
        module vmicro16_dec # (
463
              parameter INSTR_WIDTH
464
              parameter INSTR_OP_WIDTH = 5,
parameter INSTR_RS_WIDTH = 3,
parameter ALU_OP_WIDTH = 5
465
466
467
        ) (
468
              //input clk, // not used yet (all combinational)
//input reset, // not used yet (all combinational)
469
470
471
              input [INSTR_WIDTH-1:0]
472
                                                          instr.
473
              output [INSTR_OP_WIDTH-1:0] opcode,
output [INSTR_RS_WIDTH-1:0] rd,
output [INSTR_RS_WIDTH-1:0] ra,
474
475
476
              output [3:0]
output [7:0]
output [11:0]
output [4:0]
                                                          imm4.
477
                                                          imm8,
479
                                                          imm12
                                                          simm5.
480
481
              // This can be freely increased without affecting the isa output reg [ALU\_OP\_WIDTH-1:0] alu_op,
482
483
484
485
              output reg has_imm4,
              output reg has_imm8, output reg has_imm12,
486
487
               output reg has_we,
488
              output reg has_br,
output reg has_mem,
output reg has_mem_we,
489
490
491
492
              output reg has_cmp,
493
494
              output halt,
495
              output intr,
496
              output reg has_lwex,
497
              output reg has_swex
498
499
```

```
500
                // TODO: Use to identify bad instruction and
501
                             raise exceptions t is_bad
                //,output
502
        );
503
               assign opcode = instr[15:11];
assign rd = instr[10:8];
504
505
               assign ra
                                      = instr[7:5];
506
               assign imm4 = instr[3:0];
assign imm8 = instr[3:0];
assign imm12 = instr[11:0];
assign simm5 = instr[4:0];
507
508
509
510
511
              512
514
515
516
                                                                       alu_op = `VMICRO16_ALU_NOP;
alu_op = `VMICRO16_ALU_NOP; endcase
517
518
519
                                                                       alu_op = `VMICRO16_ALU_LW;
alu_op = `VMICRO16_ALU_SW;
alu_op = `VMICRO16_ALU_LW;
alu_op = `VMICRO16_ALU_SW;
                     `VMICRO16_OP_LW:
`VMICRO16_OP_SW:
`VMICRO16_OP_LWEX:
520
521
522
523
                      `VMICRO16_OP_SWEX:
524
                                                                       alu_op = `VMICRO16_ALU_MOV;
alu_op = `VMICRO16_ALU_MOVI;
                      `VMICRO16_OP_MOV:
525
                     `VMICRO16_OP_MOVI:
526
527
                                                                       alu_op = `VMICRO16_ALU_BR;
alu_op = `VMICRO16_ALU_MULT;
                      `VMICRO16_OP_BR:
528
                     `VMICRO16_OP_MULT:
529
530
                                                                        alu_op = `VMICRO16_ALU_CMP;
alu_op = `VMICRO16_ALU_SETC;
                     `VMICRO16_OP_CMP:
`VMICRO16_OP_SETC:
531
532
533
                      `VMICRO16_OP_BIT:
534
                                                           casez (simm5)
                                                                       simm5)
alu_op = `VMICRO16_ALU_BIT_OR;
alu_op = `VMICRO16_ALU_BIT_XOR;
alu_op = `VMICRO16_ALU_BIT_AND;
alu_op = `VMICRO16_ALU_BIT_NOT;
alu_op = `VMICRO16_ALU_BIT_LSHFT;
alu_op = `VMICRO16_ALU_BIT_RSHFT;
alu_op = `VMICRO16_ALU_BAD; endcase
                              VMICRO16_OP_BIT_OR:
535
                            VMICRO16_OP_BIT_XOR:
VMICRO16_OP_BIT_AND:
VMICRO16_OP_BIT_NOT:
VMICRO16_OP_BIT_LSHFT:
VMICRO16_OP_BIT_RSHFT:
536
537
538
539
540
                            default:
541
                     VMICRO16_OP_ARITH_U: casez (simm5)

VMICRO16_OP_ARITH_UADD: alu_op = VMICRO16_ALU_ARITH_UADD;

VMICRO16_OP_ARITH_USUB: alu_op = VMICRO16_ALU_ARITH_USUB;

VMICRO16_OP_ARITH_UADDI: alu_op = VMICRO16_ALU_ARITH_UADDI;

VMICRO16_ALU_ARITH_UADDI: alu_op = VMICRO16_ALU_ARITH_UADDI;
542
543
544
545
546
                                                                        alu_op = `VMICRO16_ALU_BAD; endcase
547
548
                     549
550
551
552
                                                                        alu_op = `VMICRO16_ALU_BAD; endcase
553
                            default:
554
                      default: begin
555
                                                                        alu_op = `VMICRO16_ALU_NOP;
556
                            $display($time, "\tDEC: unknown opcode: %h ... NOPPING", opcode);
557
                      end
558
559
               endcase
560
               // Special opcodes
561
               //assign nop == ((opcode == `VMICRO16_OP_SPCL) & (~instr[0]));
assign halt = ((opcode == `VMICRO16_OP_SPCL) & instr[0]);
assign intr = ((opcode == `VMICRO16_OP_SPCL) & instr[1]);
562
563
564
565
               566
567
568
569
570
571
572
                     VMICRO16_UP_MUVI_L,

VMICRO16_OP_MOVI_L,

VMICRO16_OP_ARITH_U,

VMICRO16_OP_SETC,

VMICRO16_OP_BIT,

VMICRO16_OP_MULT:

default:
573
574
575
577
                                                              has_we = 1'b1;
578
                                                              has_we = 1'b0;
                      default:
               endcase
580
581
582
                // Contains 4-bit immediate
               583
584
585
586
587
                      else
                            has_imm4 = 1'b0;
588
               // Contains 8-bit immediate
590
```

```
always @(*) case (opcode)
     `VMICR016_OP_MOVI,
     `VMICR016_OP_BR:
591
592
                                                    has_imm8 = 1'b1;
593
594
                  default:
                                                    has_imm8 = 1'b0;
595
             endcase
596
             //// Contains 12-bit immediate
//always @(*) case (opcode)
// VMICRO16_OP_MOVI_L: //
// default:
597
598
                                                      has_imm12 = 1'b1;
has_imm12 = 1'b0;
599
600
             //endcase
601
602
             // Will branch the pc
603
             always @(*) case (opcode)

VMICR016_OP_BR: has_br = 1'b1;
default: has_br = 1'b0;
604
605
                  default:
606
607
608
             609
610
611
612
613
                  VMICRO16_OP_SWEX:
                                             has_mem = 1'b1;
has_mem = 1'b0;
614
                  default:
615
             endcase
616
617
             618
619
620
                  VMICRO16_OP_SWEX: has_mem_we = 1'b1; default: has_mem_we = 1'b0;
621
622
623
             endcase
624
            625
626
627
628
             endcase
629
            630
631
632
633
634
635
             endcase
636
             637
638
639
640
             endcase
641
       endmodule
642
643
       module vmicro16_alu # (
   parameter OP_WIDTH = 5,
   parameter DATA_WIDTH = 16,
644
645
646
            parameter CORE_ID = 0
647
       ) (
648
             // input clk, // TODO: make clocked
649
650
                            [OP_WIDTH-1:0] op,
[DATA_WIDTH-1:0] a, // rs1/dst
[DATA_WIDTH-1:0] b, // rs2
651
             input
652
             input
653
             input
             input [3:0] f
output reg [DATA_WIDTH-1:0] c
654
                                                    flags,
655
656
657
             localparam TOP_BIT = (DATA_WIDTH-1);
            // 17-bit register
reg [DATA_WIDTH:0] cmp_tmp = 0; // = {carry, [15:0]}
658
659
             wire r_setc;
660
661
             always @(*) begin
662
                  cmp_tmp = 0;
case (op)
// branch/nop, output nothing
VMICRO16_ALU_BR,
VMICRO16_ALU_NOP:
// load/store
663
664
665
666
                                              c = {DATA_WIDTH{1'b0}};
667
                  // load/store addresses (use value in rd2)

VMICRO16_ALU_LW,

VMICRO16_ALU_SW: c = b;
668
669
670
                  // bitwise operations
`VMICRO16_ALU_BIT_OR:
671
                                                         c = a | b;
c = a ^ b;
672
                  VMICRO16_ALU_BIT_XOR:
VMICRO16_ALU_BIT_XOR:
VMICRO16_ALU_BIT_AND:
VMICRO16_ALU_BIT_NOT:
VMICRO16_ALU_BIT_LSHFT:
                                                         c = a
673
                                                         c = a b;
c = a & b;
c = ~(b);
c = a << b;
674
675
676
                  `VMICRO16_ALU_BIT_RSHFT:
                                                          c = a \gg b;
677
678
                  `VMICRO16_ALU_MOV:
`VMICRO16_ALU_MOVI:
`VMICRO16_ALU_MOVI_L:
679
                                                          c = b;
681
```

```
682
                    `VMICRO16_ALU_ARITH_UADD: c = a + b;
`VMICRO16_ALU_ARITH_USUB: c = a - b;
// TODO: ALU should have simm5 as input
`VMICRO16_ALU_ARITH_UADDI: c = a + b;
683
684
685
686
687
                    `ifdef DEF_ALU_HW_MULT
688
689
                            VMICRO16\_ALU\_MULT: c = a * b;
                    `endif
690
691
                    692
693
694
695
696
                          Set zero, overflow, carry, signed bits in result cmp_tmp = a - b; c = 0;
                    `VMICRO16_ALU_CMP: begin
697
                          // TODO: Do a-b in 17-bit register
// Set zero countil
698
699
700
701
702
                          // N Negative condition code flag
// Z Zero condition code flag
// C Carry condition code flag
// V Overflow condition code flag
c[`VMICRO16_SFLAG_N] = cmp_tmp[TOP_BIT];
c[`VMICRO16_SFLAG_Z] = (cmp_tmp == 0);
c[`VMICRO16_SFLAG_C] = 0; //cmp_tmp[TOP_BIT+1]; // not used
703
704
705
706
707
708
709
710
                          // Overflow flag
// https://stackoverflow.com/questions/30957188/
// https://github.com/bendl/prco304/blob/master/prco_core/rtl/prco_alu.v#L50
case(cmp_tmp[TOP_BIT])
    2'b01: c[`YMICR016_SFLAG_V] = 1;
    2'b10: c[`VMICR016_SFLAG_V] = 0;
    default: c[`VMICR016_SFLAG_V] = 0;
711
712
713
714
716
717
719
                          $display($time, "\tC%02h: ALU CMP: %h %h = %h = %b", CORE_ID, a, b, cmp_tmp, c[3:0]);
720
721
722
                    `VMICRO16_ALU_SETC: c = { {15{1'b0}}, r_setc };
723
724
                    // TODO: Parameterise
default: begin
725
726
                          $display($time, "\tALU: unknown op: %h", op);
727
                          cmp_tmp = 0;
729
                    end
730
731
                                endcase
732
                                 end
733
734
              branch setc_check (
                                       (flags), (b[7:0]).
735
                    .flags
736
                    .cond
                                       (r_setc)
737
                    .en
738
              );
739
       endmodule
740
       // flags = 4 bit r_cmp_flags register
// cond = 8 bit VMICRO16_OP_BR_? value. See vmicro16_isa.v
module branch (
741
742
743
              input [3:0] flags, input [7:0] cond,
744
745
746
              output reg en
747
       );
748
              always @(*)
                   749
750
751
752
753
754
755
756
757
758
759
                    endcase
760
       endmodule
761
762
763
764
       module vmicro16_core # (
parameter DATA_WIDTH = 16,
parameter MEM_INSTR_DEPTH = 64,
parameter MEM_SCRATCH_DEPTH = 64,
765
766
767
768
769
              parameter MEM_WIDTH
                                                         = 16.
       parameter CORE_ID
) (
770
                                                         = 3'h0
772
```

```
773
             {\tt input}
                               clk,
774
             input
                               reset.
775
             output [7:0] dbug,
776
777
             output
                               halt,
778
779
            // interrupt sources
input [`DEF_NUM_INT-1:0] ints,
input [`DEF_NUM_INT*`DATA_WIDTH-1:0] ints_data,
output [`DEF_NUM_INT-1:0] ints_ack,
780
781
782
783
784
             // APB master to slave interface (apb_intercon)
785
             output [ APB_WIDTH-1:0]
                                                    w_PADDR,
                                                    w_PWRITÉ,
w_PSELx,
787
             output
             output
788
                                                    w_PENABLE,
789
             output
                        [DATA_WIDTH-1:0]
[DATA_WIDTH-1:0]
                                                    w_PWDATA, w_PRDATA,
790
             output
791
             input
792
             input
                                                    w_PREADY
793
       `ifndef DEF_CORE_HAS_INSTR_MEM
, // APB master interface to slave instruction memory
output reg [`APB_WIDTH-1:0] w2_PADDR,
794
795
                                                        w2_PADDR,
w2_PWRITE.
796
             output reg
797
                                                         w2_PSELx,
798
             output reg
                                                        w2_PENABLE
799
             output reg [DATA_WIDTH-1:0] input [DATA_WIDTH-1:0]
                                                        w2_PWDATA, w2_PRDATA,
800
801
                                                         w2_PREADY
802
             input
       `endif
803
       );
804
             localparam STATE_IF = 0;
805
             localparam STATE_R1 = 1;
localparam STATE_R2 = 2;
localparam STATE_ME = 3;
806
807
808
809
             localparam STATE_WB = 4;
             localparam STATE_FE = 5;
localparam STATE_IDLE = 6;
localparam STATE_HALT = 7;
810
811
812
813
                    [2:0] r_state = STATE_IF;
814
                    [DATA_WIDTH-1:0] r_pc
                                                               = 16'h0000;
             reg
815
            reg [DATA_WIDTH-1:0] r_pc_saved = reg [DATA_WIDTH-1:0] r_instr = wire [DATA_WIDTH-1:0] w_mem_instr_out;
816
                                                               = 16'h0000;
                                                               = 16'h0000;
817
818
819
             wire
820
            assign dbug = {7'h00, w_halt};
assign halt = w_halt;
821
822
823
             wire [4:0]
824
                                           r_instr_opcode;
r_instr_alu_op;
            wire [4:0]
wire [2:0]
825
826
                                            r_instr_rsd;
            wire [2:0] r_instr_rsa;
reg [DATA_WIDTH-1:0] r_instr_rdd = 0;
827
828
829
             reg
                    [DATA_WIDTH-1:0]
                                           r_instr_rda = 0;
830
             wire [3:0] wire [7:0]
                                            r_instr_imm4;
                                            r_instr_imm8;
831
832
             wire [4:0]
                                            r_instr_simm5;
                                           r_instr_has_imm4;
r_instr_has_imm8;
833
             wire
             wire
834
835
             wire
                                            r_instr_has_we;
836
             wire
                                            r_instr_has_br;
837
             wire
                                            r_instr_has_cmp;
838
             wire
                                            r_instr_has_mem;
839
             wire
                                            r_instr_has_mem_we;
                                           r_instr_halt;
r_instr_has_lwex;
840
             wire
841
             wire
                                            r_instr_has_swex;
842
             wire
843
             wire [DATA_WIDTH-1:0] r_alu_out;
844
845
             wire [DATA_WIDTH-1:0] r_mem_scratch_addr = $signed(r_alu_out) + $signed(r_instr_simm5);
846
            wire [DATA_WIDIH-1:0] r_mem_scratch_in = r_instr_rdd;
wire [DATA_WIDTH-1:0] r_mem_scratch_out;
wire r_mem_scratch_we = r_instr_has_mem_we && (r_state == STATE_ME);
reg r_mem_scratch_req = 0;
847
848
849
850
851
                                            r_mem_scratch_busy;
             wire
                    [2:0]
853
                                            r_reg_rs1 = 0;
            854
855
856
                                r_reg_rd2:
857
             //wire
             wire [DATA_WIDTH-1:0] r_reg_wd = (r_instr_has_mem) ? r_mem_scratch_out : r_alu_out; wire r_reg_we = r_instr_has_we && (r_state == STATE_WB);
858
859
             // branching
w_intr;
860
861
863
             wire
                             w_branch_en;
```

```
w_branching = r_instr_has_br && w_branch_en;
r_cmp_flags = 4'h00; // N, Z, C, V
864
                        wire
                        reg [3:0] r_cmp_flags
865
866
                        867
868
869
                       // 2 cycle register fetch
always @(*) begin
   r_reg_rs1 = 0;
   if (r_state == STATE_R1)
870
871
872
873
                                  r_reg_rs1 = r_instr_rsd;
else if (r_state == STATE_R2)
874
875
                                          r_reg_rs1 = r_instr_rsa;
876
                                  else
                                            r_reg_rs1 = 3'h0;
878
879
880
                       reg regs_use_int = 0;
`ifdef DEF_ENABLE_INT
wire [`DEF_NUM_INT*`DATA_WIDTH-1:0] ints_vector;
wire [`DEF_NUM_INT-1:0] ints_mask;
881
882
883
884
                                                                                                                    has_int = ints & ints_mask;
885
                        wire
                        reg int_pending = 0;
886
                        reg int_pending_ack = 0;
always @(posedge clk)
    if (int_pending_ack)
887
888
889
                                             // We've now branched to the isr
890
                                  int_pending <= 0;
else if (has_int)
   // Notify fsm to switch to the ints_vector at the last stage</pre>
891
892
893
                                  int_pending <= 1;
else if (w_intr)
    // Return to Interrupt instruction called,
    // so we've finished with the interrupt</pre>
894
895
896
                                            /// so we've finished with the interrupt
int_pending <= 0;</pre>
897
898
                        `endif
899
900
                        // Next program counter logic
reg [ DATA_WIDTH-1:0] next_pc = 0;
901
902
                        always @(posedge clk)
903
                                 if (reset)
   r.pc <= 0;
else if (r_state == STATE_WB) begin
   ifdef DEF_ENABLE_INT
   if (interpretation) begin</pre>
904
905
906
907
                                            if (int_pending) begin $\display(\frac{\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\exititt{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\texit{$\text{$\text{$\text{$\text{$\texi\}$}\exitint{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\te
908
909
                                                                 CORE_ID,
910
                                                       ints_vector[0 +: `DATA_WIDTH]);
// TODO: check bounds
// Save state
911
912
913
                                                     <= r_pc + 1;
<= 1;
914
                                                       r_pc_saved
915
916
917
                                                      918
919
920
921
                                                                 CORE_ID, r_pc_saved);
922
                                                      923
924
925
926
                                                       int_pending_ack <= 0;</pre>
927
                                                      `ifndef DEF_CORE_HAS_INSTR_MEM
     w2_PADDR <= r_pc_saved;
`endif</pre>
928
929
930
931
                                             end else
                                               endif
932
                                            933
934
935
936
                                                       ifndef DEF_CORE_HAS_INSTR_MEM
     w2_PADDR <= r_instr_rdd;</pre>
937
938
939
940
                                                       `ifdef DEF_ENABLE_INT
941
                                                                int_pending_ack <= 0;</pre>
942
                                                        `endif
                                            944
945
946
947
                                                                                              <= r_pc + 1;
948
                                                       `ifndef DEF_CORE_HAS_INSTR_MEM
949
                                                                 // setup t1, t2 of apb
w2_PADDR <= r_pc + 1;
950
951
                                                       `endif
952
953
                                                       `ifdef DEF_ENABLE_INT
954
```

```
955
                                    int_pending_ack <= 0;</pre>
956
                              `endif
 957
                        end
                   end // end r_state == STATE_WB
else if (r_state == STATE_HALT) begin
   ifdef DEF_ENABLE_INT
   // Only an interrupt can return from halt
 958
 959
 960
 961
                         962
 963
 964
 965
 966
                              r_pc_saved
                                                    <= r_pc; // + 1; HALT = stay with same PC
 967
                              968
 969
 970
                                                    <= ints_vector[0 +: `DATA_WIDTH];
<= STATE_FE;</pre>
 971
                        972
 973
 974
 975
 976
 977
                         end
 978
                          endif
 979
                   end
 980
 981
        ifndef DEF_CORE_HAS_INSTR_MEM
initial w2_PSELx = 0;
initial w2_PENABLE = 0;
 982
 983
 984
 985
              initial w2_PADDR = 0;
        `endif
 986
987
             // cpu state machine
always @(posedge clk)
if (reset) begin
 988
 989
990
                         r_state
 991
                                                  <= STATE_IF;
                                                 <= 0;
 992
                         r_{instr}
                         r_mem_scratch_req <= 0;</pre>
 993
                         r_instr_rdd
                                                  <= 0;
 994
 995
                         r_instr_rda
                                                  <= 0;
                   end
996
997
                   else begin
 998
        `ifdef DEF_CORE_HAS_INSTR_MEM
if (r_state == STATE_IF) begin
999
1000
                                   r_instr <= w_mem_instr_out;
1001
1002
                                    $display("");
1003
                                    %display($time, "\tc%02h: PC: %h", CORE_ID, r_pc); $display($time, "\tc%02h: INSTR: %h", CORE_ID, w_mem_instr_out);
1004
1005
1006
                                   r_state <= STATE_R1;
1007
1008
                         end
        `else
1009
                         // wait for global instruction rom to give us our instruction
if (r_state == STATE_IF) begin
   // wait for ready signal
   if (!w2_PREADY) begin
1010
1011
1012
1013
                                    w2_PSELx <= 1;
w2_PWRITE <= 0;
w2_PENABLE <= 1;
1014
1015
1016
                                    w2_PWDATA <= 0;
w2_PADDR <= r_pc;
1017
1018
                              end else begin
1019
                                   w2_PSELx <= 0;
w2_PWRITE <= 0;
w2_PENABLE <= 0;
w2_PWDATA <= 0;
1020
1021
1022
1023
1024
                                    r_instr <= w2_PRDATA;</pre>
1025
1026
1027
                                    $display("");
                                    %display($time, "\tC%02h: PC: %h", CORE_ID, r_pc);
$display($time, "\tC%02h: INSTR: %h", CORE_ID, w2_PRDATA);
1028
1029
1030
                                    r_state <= STATE_R1;</pre>
1031
                              end
1032
                         end
1033
1034
        `endif
1035
                         else if (r_state == STATE_R1) begin
1036
                              if (w_halt) begin
    $display("");
    $display("");
1037
1038
1039
                                    %display($time, "\tC%02h: PC: %h HALT", CORE_ID, r_pc);
r_state <= STATE_HALT;</pre>
1040
1041
                              end else begin
1042
                                    // primary operand
r_instr_rdd <= r_reg_rd1;
r_state <= STATE_R2;</pre>
1043
1045
```

```
1046
                          end
1047
                     end
                     else if (r_state == STATE_R2) begin
1048
1049
                           // Choose secondary operand (register or immediate)
                          if (r_instr_has_imm8) r_instr_rda <= r_instr_imm8;
else if (r_instr_has_imm4) r_instr_rda <= r_reg_rd1 + r_instr_imm4;</pre>
1050
1051
                                                           r_instr_rda <= r_reg_rd1;
1052
1053
                          1054
1055
1056
                               // Pulse req
                               r_mem_scratch_req <= 1;
1057
                          end else
1058
1059
                               r_state <= STATE_WB;</pre>
1060
                     end
1061
                     else if (r_state == STATE_ME) begin
1062
                          // Pulse req
                          r_mem_scratch_req <= 0;
// Wait for MMU to finish
if (!r_mem_scratch_busy)</pre>
1063
1064
1065
1066
                               r_state <= STATE_WB;
1067
                     end
                     else if (r_state == STATE_WB) begin
1068
                          1069
1070
1071
1072
1073
                          r_state <= STATE_FE;</pre>
1074
1075
                     else if (r_state == STATE_FE)
    r_state <= STATE_IF;</pre>
1076
1077
1078
1079
       `ifdef DEF_CORE_HAS_INSTR_MEM
1080
            1081
1082
1083
                                    (DATA_WIDTH)
1084
                                    (MEM_INSTR_DEPTH), (CORE_ID),
1085
                 .MEM_DEPTH
                .CORE_ID
.USE_INITS
1086
1087
                                    (1).
                 .NAME
                                    ("INSTR_MEM")
1088
            ) mem_instr (
1089
                                    (clk).
1090
                                    (reset),
1091
                 .reset
                 // port 1
1092
                                    (r_pc),
(0),
(1'b0),
1093
                 .mem_addr
1094
                 .mem_in
                                             // ROM
1095
                 .mem_we
1096
                 .mem_out
                                    (w_mem_instr_out)
       );
`endif
1097
1098
1099
            // MMU
1100
            vmicro16_core_mmu #
1101
                                    (DATA_WIDTH),
                 .MEM_WIDTH .MEM_DEPTH
1102
                                    (MEM_SCRATCH_DEPTH), (CORE_ID)
1103
                 .CORE_ID
1104
1105
            ) mmu (
                .clk
1106
                                    (clk)
                                    (reset),
                 .reset
1107
1108
                 .req
                                    (r_mem_scratch_req)
1109
                 .busy
                                    (r_mem_scratch_busy),
                 // interrupts
1110
1111
                 .ints_vector
                                    (ints_vector),
1112
                 .ints_mask
                                    (ints_mask),
                 // port 1 .mmu_addr
1113
                                    (r_mem_scratch_addr),
1114
                 .mmu_in
                                    (r_mem_scratch_in),
1115
                 .mmu_we
.mmu_lwex
1116
                                    (r_mem_scratch_we),
                                    (r_instr_has_lwex),
(r_instr_has_swex),
1117
                 .mmu_swex
1118
1119
                 .mmu_out
                                    (r_mem_scratch_out),
                 // APB maste
.M_PADDR
                                    r to slave (w_PADDR),
1120
1121
1122
                 .M PWRITE
                                    (w_PWRITE),
                                    (w_PSELx),
(w_PENABLE),
                 .M_PSELx
1123
                 .M_PENABLE
1124
                 .M_PWDATA
                                    (w_PWDATA),
1125
                                    (w_PRDATA),
1126
                 .M PRDATA
                 .M_PREADY
                                    (w_PREADY)
1127
1128
1129
            // Instruction decoder
1130
            vmicro16_dec dec (
1131
                 // input
1132
                 .instr
1133
                                   (r_instr),
                 // output async
1134
                 .opcode
1136
                                    (r_instr_rsd),
```

```
1137
                       .ra
                                                (r_instr_rsa)
                                                (r_instr_rsa),
(r_instr_imm4),
(r_instr_imm8),
1138
                      .imm4
                       .imm8
1139
                                                (r_instr_simm5),
(r_instr_simm5),
(r_instr_alu_op),
(r_instr_has_imm4),
1140
                      .imm12
1141
                      .simm5
1142
                       .alu op
                      .has_imm4
1143
                                                (r_instr_has_imm8),
(r_instr_has_we),
(r_instr_has_br),
1144
                       . \verb|has_imm8| \\
1145
                       .has_we
                       .has_br
1146
                                                (r_instr_has_cmp),
(r_instr_has_mem),
(r_instr_has_mem_we),
1147
                       .has_cmp
                      .has_mem_we
1148
1149
1150
                       .\mathtt{halt}
                                                (w_halt),
                                                (w_intr),
(r_instr_has_lwex),
1151
                       .int.r
1152
                       .has_lwex
1153
                       .has_swex
                                                (r_instr_has_swex)
                );
1154
1155
1156
                // Software registers
                vmicro16_regs # (
    .CORE_ID (CORE_ID),
    .CELL_WIDTH ( DATA_WIDTH)
1157
1158
1159
                ) regs (
1160
                                         (clk),
(reset),
1161
                      .reset
1162
1163
                      // async port 0
                     .rs1 (r_reg_rs1),
.rd1 (r_reg_rd1_s),
// async port 1
//.rs2 (),
// rd2 (),
// write port
.we
1164
1165
1166
1167
1168
1169
                                         (r_reg_we && ~regs_use_int),
(r_instr_rsd),
(r_reg_wd)
1170
                       .we
                       . ws1
1171
1172
                      .wd
1174
                // Interrupt replacement registers ifdef DEF_ENABLE_INT
1175
                vmicro16_regs # (
.CORE_ID (CORE_ID),
.CELL_WIDTH (`DATA_WIDTH),
.DEBUG_NAME ("REGSINT")
1177
1178
1179
1180
                ) regs_intr (
1181
                      .clk
                                         (clk),
1182
1183
                       .reset
                                         (reset),
                      // async port 0
.rs1 (r_r
1184
                                         (r_reg_rs1),
1185
                                         (r_reg_rd1_i),
1186
                      // async port 1
//.rs2 (),
//.rd2 (),
// write port
.we (r_re
1187
1188
1189
1190
                                         (r_reg_we && regs_use_int),
1191
                      .ws1
                                         (r_instr_rsd),
1192
1193
                       .wd
                                         (r_reg_wd)
1194
                );
`endif
1195
1196
                // ALU
1197
                vmicro16_alu # (
1198
1199
                      .CORE_ID(CORE_ID)
                ) alu (
1200
                                         (r_instr_alu_op),
(r_instr_rdd),
1201
                      .op
1202
                      .a
1203
                       .b
                                         (r_instr_rda),
                      .b .flags (r_c..., _ // async output (r_alu_out)
1204
                                         (r_cmp_flags),
1205
1206
                );
1207
1208
                branch branch_check (
1209
                                         (r_cmp_flags),
(r_instr_imm8),
(w_branch_en)
1210
                      .flags
1211
                      .cond
1212
                      .en
1213
                ):
1214
         endmodule
1215
```