Multi-core RISC Processor Design and Implementation (Rev. 2.02)

ELEC5881M - Final Report

Ben David Lancaster

Student ID: 201280376

Submitted in accordance with the requirements for the degree of Master of Science (MSc) in Embedded Systems Engineering

Supervisor: Dr. David Cowell Assessor: Mr David Moore

University of Leeds

School of Electrical and Electronic Engineering

August 2, 2019

Word count: 4689

Abstract

This interim report details the 4-month progress on a project to design, implement, and verify, a multi-core FPGA RISC processor. The project has been split into two stages: firstly to build a functional single-core RISC processor, and then secondly to add multiprocessor principles and functionality to it.

Current multiprocessor and network-on-chip communication methods have been discussed and how they could be included in this multi-core RISC design. To-date, a 16-bit instruction set architecture has been designed featuring common load/store instructions, comparison, and bitwise operations. A single-core processor has been implemented in Verilog and verified using simulations/test benches running various simple software programs.

Future tasks have been planned and will focus on the second stage of the project. Work will start on designing a loosely coupled multiprocessor communication interface and bringing them to the single-core processor.

Revision History

Date	Version	Changes
10/04/2019	2.02	Update future stages.
05/04/2019	2.01	Fix processor RTL diagram.
04/04/2019	2.00	Initial processor RTL diagram.
01/04/2019	1.00	Initial section outline.

Document revisions.

Declaration of Academic Integrity

The candidate confirms that the work submitted is his/her own, except where work which has formed part of jointly-authored publications has been included. The contribution of the candidate and the other authors to this work has been explicitly indicated in the report. The candidate confirms that appropriate credit has been given within the report where reference has been made to the work of others.

This copy has been supplied on the understanding that no quotation from the report may be published without proper acknowledgement. The candidate, however, confirms his/her consent to the University of Leeds copying and distributing all or part of this work in any forms and using third parties, who might be outside the University, to monitor breaches of regulations, to verify whether this work contains plagiarised material, and for quality assurance purposes.

The candidate confirms that the details of any mitigating circumstances have been submitted to the Student Support Office at the School of Electronic and Electrical Engineering, at the University of Leeds.

Name: Ben David Lancaster

Date: August 2, 2019

Table of Contents

1	Inte	erconnect	5
	1.1	Introduction	5
		1.1.1 Comparison of On-chip Buses	5
	1.2	Overview	6
		1.2.1 Design Considerations	6
	1.3	Interfaces	6
		1.3.1 Master to Slave Interface	6
		1.3.2 Multi-master Support	7
	1.4	Further Work	7
2	Me	mory Mapping	9
	2.1	Introduction	9
	2.2	Address Decoding	10
		2.2.1 Decoder Optimisations	10
	2.3	Memory Map	11
	2.4	Special Registers	12
3	Inte	errupts	13
	3.1	Why Interrupts?	13
	3.2	Hardware Implementation	13
		3.2.1 Context Switching	13
	3.3	Software Interface	14
		3.3.1 Interrupt Vector $(0x0100-0x0107)$	14
		3.3.2 Interrupt Mask (0x0108)	14
		3.3.3 Software Example	15
	3.4	Design Improvements	15
4	Per	ipherals	16
	4.1	Watchdog Timer	16
	4.2	GPIO Interface	16
	4.3	Timer with Interrupt	17
	4.4	UART Interface	17
5	Sys	tem-on-Chip Layout	18

6	Analysis & Results	19													
7	Improvements 7.1 Foo														
8	Conclusion	21													
	8.1 Foo	. 21													
A	ppendices	22													
A	Configuration Options	22													
	A.1 SoC Options	. 22													
	A.2 Core Options	. 22													
	A.3 Peripheral Options	. 23													
\mathbf{B}	Code Listing	24													
	B.1 vmicro16_soc_config.v	. 24													
	B.2 top_ms.v	. 26													
	B.3 vmicro16_soc.v	. 27													
	B.4 vmicro16_periph.v	. 33													
	B.5 vmicro16.v	. 38													
Re	eferences	53													

Interconnect

1.1	Introduction
	1.1.1 Comparison of On-chip Buses
1.2	Overview
	1.2.1 Design Considerations
1.3	Interfaces
	1.3.1 Master to Slave Interface
	1.3.2 Multi-master Support
1.4	Further Work

Lorem ipsum dolor sit amet, consectetuer adipiscing elit. Ut purus elit, vestibulum ut, placerat ac, adipiscing vitae, felis. Curabitur dictum gravida mauris. Nam arcu libero, nonummy eget, consectetuer id, vulputate a, magna. Donec vehicula augue eu neque. Pellentesque habitant morbi tristique senectus et netus et malesuada fames ac turpis egestas. Mauris ut leo. Cras viverra metus rhoncus sem. Nulla et lectus vestibulum urna fringilla ultrices. Phasellus eu tellus sit amet tortor gravida placerat. Integer sapien est, iaculis in, pretium quis, viverra ac, nunc. Praesent eget sem vel leo ultrices bibendum. Aenean faucibus. Morbi dolor nulla, malesuada eu, pulvinar at, mollis ac, nulla. Curabitur auctor semper nulla. Donec varius orci eget risus. Duis nibh mi, congue eu, accumsan eleifend, sagittis quis, diam. Duis eget orci sit amet orci dignissim rutrum.

1.1 Introduction

The multi-processor design this project entails requires a number of hardware modules to


1.1.1 Comparison of On-chip Buses

The choice of on-chip interconnect has changed multiple times over the life-cycle of this project, primary due to ease of implementation and resource requirements.

Originally, it was planned to use the Wishbone bus.

Finally, it was decided to use the AMBA APB

1.2 Overview



1.2.1 Design Considerations

1.3 Interfaces

1.3.1 Master to Slave Interface

20	19	18 17 16	15 0					
LE	SE	CORE_ID	Address	PADDR[20:0]				
			Write data	PWDATA[15:0]				
			Read Data	PRDATA[15:0]				
			ME ME	PWRITE[0:0]				
			E	PENABLE[0:0]				

1.3.2 Multi-master Support

Design Goals

DG1. Foo Bing




Figure 1.1: Foo

```
[MASTER_PORTS*BUS_WIDTH-1:0] S_PADDR,
input
input
           [MASTER_PORTS-1:0]
                                          S_PWRITE,
           [MASTER_PORTS-1:0]
                                          S_PSELx,
input
input
           [MASTER_PORTS-1:0]
                                          S_PENABLE,
input
           [MASTER_PORTS*DATA_WIDTH-1:0] S_PWDATA,
output reg [MASTER_PORTS*DATA_WIDTH-1:0] S_PRDATA,
output reg [MASTER_PORTS-1:0]
                                          S_PREADY,
```

Figure 1.2: Variable size inputs and outputs to the interconnect.

8	33	62	41	20 0
	Core N -1	•••	Core 1	Core 0

1.4 Further Work

The submitted design is acceptable for a multi-core system as it fulfils the following requirements:

- Support an arbitrary number of peripherals.
- Supports memory-mapped address decoding.

 $\bullet\,$ Supports multiple master interfaces.

Memory Mapping

2.1	Introduction	6
2.2	Address Decoding	10
	2.2.1 Decoder Optimisations	10
2.3	Memory Map	11
2.4	Special Registers	12

The Vmicro16 processor uses a memory-mapping scheme to communicate with peripherals and other cores.

2.1 Introduction

Lorem ipsum dolor sit amet, consectetuer adipiscing elit. Ut purus elit, vestibulum ut, placerat ac, adipiscing vitae, felis. Curabitur dictum gravida mauris. Nam arcu libero, nonummy eget, consectetuer id, vulputate a, magna. Donec vehicula augue eu neque. Pellentesque habitant morbi tristique senectus et netus et malesuada fames ac turpis egestas. Mauris ut leo. Cras viverra metus rhoncus sem. Nulla et lectus vestibulum urna fringilla ultrices. Phasellus eu tellus sit amet tortor gravida placerat. Integer sapien est, iaculis in, pretium quis, viverra ac, nunc. Praesent eget sem vel leo ultrices bibendum. Aenean faucibus. Morbi dolor nulla, malesuada eu, pulvinar at, mollis ac, nulla. Curabitur auctor semper nulla. Donec varius orci eget risus. Duis nibh mi, congue eu, accumsan eleifend, sagittis quis, diam. Duis eget orci sit amet orci dignissim rutrum.

2.2 Address Decoding




Figure 2.1: Foo

2.2.1 Decoder Optimisations

In memory-mapped systems, there are two methods used to decode an address bus to perform a chip select (CS). These are full-address and partial-address decoding [1].




Figure 2.2: Foo

2.3 Memory Map




Figure 2.3: Memory map showing addresses of various memory sections.

2.4 Special Registers

From the software perspective, it is important for both the developer and software algorithms to know the target system's architecture to better utilise the resources available to them. Software written for one architecture with N cores must also run on an architecture with M cores. To enable such portability, the software must query the system for information such as: number of processor cores and the current core identifier. Without this information, the developer would be required to produce software for each individual architecture (e.g. an Intel i5 with 4 cores or an Intel i7 with 8 cores, or an NVIDIA GTX 970 with.




Figure 2.4: Vmicro16 Special Registers layout (0x0080 - 0x008F).

Interrupts

3.1	Why I	nterrupts?	3
3.2	Hardw	rare Implementation	3
	3.2.1	Context Switching	3
3.3	Softwa	re Interface	4
	3.3.1	Interrupt Vector $(0x0100-0x0107)$	4
	3.3.2	Interrupt Mask (0x0108)	4
	3.3.3	Software Example	5
3.4	Design	Improvements	5

This section describes the design, considerations, and implementation, of interrupt functionality within the Vmicro16 processor.

3.1 Why Interrupts?

Interrupts are used to enable asynchronous behaviour within a processor.

Interrupts are commonly used to signal actions from asynchronous sources, for example an input button or from a UART receiver signalling that data has been received.

3.2 Hardware Implementation

3.2.1 Context Switching

When acting upon an incoming interrupt the current state the processor must be saved so that changes from the interrupt handler, such as register writes and branches, do not affect the current state. After the interrupt handler function signals it has finished (by using the *Interrupt Return* intr instruction) the saved state is restored. In the case of the Vmicro16 processor, the program counter r_pc[15:0] and register set regs instance are the only states that are saved. Going forth, the terms *normal mode* and *interrupt mode* are used to describe what registers the processor should use when executing instructions.

When saving the state, to avoid clocking 128 bits (8 registers of 16 bits) into another register (which would increase timing delays and logic elements), a dedicated register set for the interrupt mode (regs_isr) is multiplexed with the normal mode register set (regs). Then depending on

the mode (identified by the register regs_use_int) the processor can easily switch between the two large states without significantly affecting timing.

The timing diagram in Figure 3.1 visually describes this process.



Figure 3.1: Time diagram showing the TIMR0 peripheral emitting a 1us periodic interrupt signal (out) to the processor. The processor acknowledges the interrupt (int_pending_ack) and enters the interrupt mode (regs_use_int) for a period of time. When the interrupt handler reaches the Interrupt Return instruction (indicated by w_intr) the processor returns to normal mode and restores the normal state.

3.3 Software Interface

To enable software to




Figure 3.2: The interrupt vector consists of eight 16-bit values that point to memory addresses of the instruction memory to jump to.

3.3.1 Interrupt Vector (0x0100-0x0107)

The interrupt vector is a per-core register that is used to store the addresses of interrupt handlers. An interrupt handler is simply a software function residing in instruction memory that is branched to when a particular interrupt is received.

3.3.2 Interrupt Mask (0x0108)

The interrupt mask is a per-core register that is used to mask/listen specific interrupt sources. This enables processing cores to individually select which interrupts they respond to. This allows for multi-processor designs where each core can be used for a particular interrupt source,




Figure 3.3: Interrupt Mask register (0x0108). Each bit corresponds to an interrupt source. 1 signifies the interrupt is enabled for/visible to the core. Bits [7:2] are left to the designer to assign.

improving the time response to the interrupt for time critical programs. The Interrupt Mask register is an 8-bit read/write register where each bit corresponds to a particular interrupt source and each bit corresponds with the interrupt handler in the interrupt vector.

3.3.3 Software Example

To better understand the usage of the described interrupt registers, a simple software program is described below. The following software program produces a simple and power efficient routine to initialise the interrupt vector and interrupt mask.

```
/// Set interrupt vector at 0x100
// Move address of isr0 function to vector[0]
2
3
                  r0, isr0
4
         // create 0x100 value by left shifting 1 8 bits
5
                  r1, #0x1
         movi
6
                  r2, #0x8
         movi
7
8
         lshft
                  r1, r2
         // write\ isr0\ address\ to\ vector[0]
9
10
                  r0, r1
11
         // enable all interrupts by writing OxOf to Ox108
12
                  r0, #0x0f
13
         movi
         sw
                  r0, r1 + #0x8
14
                                   // enter low power idle state
         halt
15
16
17
    isr0:
                                   // arbitrary name
                  r0, #0xff
18
         movi
                                      do something
19
                                      return from interrupt
```

A more complex example software program utilising interrupts and the TIMR0 interrupt is described in section ??.

3.4 Design Improvements

The hardware and software interrupt design have changed throughout the projects cycle. In initial versions of the interrupt implementation, the software program, while waiting for an interrupt, would be in a tight infinite loop (branching to the same instruction). This resulted in the processor using all pipeline stages during this time. The pipeline stages produce many logic transitions and memory fetches which raise power consumption and temperatures. This is quite noticeable especially when running on the Spartan-6 LX9 FPGA.

To improve this, it was decided to implement a new state within the processor's state machine that, when entered, did not produce high frequency logic transitions or memory fetches. The HALT instruction was modified to enter this state and the only way to leave is from an interrupt or top-level reset. This removes the need for a software infinite loop that produces high frequency logic transitions (decoding, ALU, register reads, etc.) and memory fetches.


Peripherals

4.1	Watchdog Timer	16
4.2	GPIO Interface	16
4.3	Timer with Interrupt	17
4.4	UART Interface	17

4.1 Watchdog Timer

In any multi-threaded system there exists the possibility for a deadlock – a state where all threads are in a waiting state – and algorithm execution is forever blocked.


A common method of detecting a deadlock is to periodically check that a thread is.




4.2 GPIO Interface

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	_
	GPIO0 Output															0090 RW
	GPIO1 Output															0091 RW
						GF	PIO	l Inj	out							0092 R

4.3 Timer with Interrupt



4.4 UART Interface



System-on-Chip Layout

The Vmicro16 processor uses




Figure 5.1:

Analysis & Results

Improvements

|--|

7.1 Foo

Lorem ipsum dolor sit amet, consectetuer adipiscing elit. Ut purus elit, vestibulum ut, placerat ac, adipiscing vitae, felis. Curabitur dictum gravida mauris. Nam arcu libero, nonummy eget, consectetuer id, vulputate a, magna. Donec vehicula augue eu neque. Pellentesque habitant morbi tristique senectus et netus et malesuada fames ac turpis egestas. Mauris ut leo. Cras viverra metus rhoncus sem. Nulla et lectus vestibulum urna fringilla ultrices. Phasellus eu tellus sit amet tortor gravida placerat. Integer sapien est, iaculis in, pretium quis, viverra ac, nunc. Praesent eget sem vel leo ultrices bibendum. Aenean faucibus. Morbi dolor nulla, malesuada eu, pulvinar at, mollis ac, nulla. Curabitur auctor semper nulla. Donec varius orci eget risus. Duis nibh mi, congue eu, accumsan eleifend, sagittis quis, diam. Duis eget orci sit amet orci dignissim rutrum.

Nam dui ligula, fringilla a, euismod sodales, sollicitudin vel, wisi. Morbi auctor lorem non justo. Nam lacus libero, pretium at, lobortis vitae, ultricies et, tellus. Donec aliquet, tortor sed accumsan bibendum, erat ligula aliquet magna, vitae ornare odio metus a mi. Morbi ac orci et nisl hendrerit mollis. Suspendisse ut massa. Cras nec ante. Pellentesque a nulla. Cum sociis natoque penatibus et magnis dis parturient montes, nascetur ridiculus mus. Aliquam tincidunt urna. Nulla ullamcorper vestibulum turpis. Pellentesque cursus luctus mauris.

Nulla malesuada porttitor diam. Donec felis erat, congue non, volutpat at, tincidunt tristique, libero. Vivamus viverra fermentum felis. Donec nonummy pellentesque ante. Phasellus adipiscing semper elit. Proin fermentum massa ac quam. Sed diam turpis, molestie vitae, placerat a, molestie nec, leo. Maecenas lacinia. Nam ipsum ligula, eleifend at, accumsan nec, suscipit a, ipsum. Morbi blandit ligula feugiat magna. Nunc eleifend consequat lorem. Sed lacinia nulla vitae enim. Pellentesque tincidunt purus vel magna. Integer non enim. Praesent euismod nunc eu purus. Donec bibendum quam in tellus. Nullam cursus pulvinar lectus. Donec et mi. Nam vulputate metus eu enim. Vestibulum pellentesque felis eu massa.

Conclusion

8.1	Foo										 										2	1

8.1 Foo

Lorem ipsum dolor sit amet, consectetuer adipiscing elit. Ut purus elit, vestibulum ut, placerat ac, adipiscing vitae, felis. Curabitur dictum gravida mauris. Nam arcu libero, nonummy eget, consectetuer id, vulputate a, magna. Donec vehicula augue eu neque. Pellentesque habitant morbi tristique senectus et netus et malesuada fames ac turpis egestas. Mauris ut leo. Cras viverra metus rhoncus sem. Nulla et lectus vestibulum urna fringilla ultrices. Phasellus eu tellus sit amet tortor gravida placerat. Integer sapien est, iaculis in, pretium quis, viverra ac, nunc. Praesent eget sem vel leo ultrices bibendum. Aenean faucibus. Morbi dolor nulla, malesuada eu, pulvinar at, mollis ac, nulla. Curabitur auctor semper nulla. Donec varius orci eget risus. Duis nibh mi, congue eu, accumsan eleifend, sagittis quis, diam. Duis eget orci sit amet orci dignissim rutrum.

Nam dui ligula, fringilla a, euismod sodales, sollicitudin vel, wisi. Morbi auctor lorem non justo. Nam lacus libero, pretium at, lobortis vitae, ultricies et, tellus. Donec aliquet, tortor sed accumsan bibendum, erat ligula aliquet magna, vitae ornare odio metus a mi. Morbi ac orci et nisl hendrerit mollis. Suspendisse ut massa. Cras nec ante. Pellentesque a nulla. Cum sociis natoque penatibus et magnis dis parturient montes, nascetur ridiculus mus. Aliquam tincidunt urna. Nulla ullamcorper vestibulum turpis. Pellentesque cursus luctus mauris.

Nulla malesuada porttitor diam. Donec felis erat, congue non, volutpat at, tincidunt tristique, libero. Vivamus viverra fermentum felis. Donec nonummy pellentesque ante. Phasellus adipiscing semper elit. Proin fermentum massa ac quam. Sed diam turpis, molestie vitae, placerat a, molestie nec, leo. Maecenas lacinia. Nam ipsum ligula, eleifend at, accumsan nec, suscipit a, ipsum. Morbi blandit ligula feugiat magna. Nunc eleifend consequat lorem. Sed lacinia nulla vitae enim. Pellentesque tincidunt purus vel magna. Integer non enim. Praesent euismod nunc eu purus. Donec bibendum quam in tellus. Nullam cursus pulvinar lectus. Donec et mi. Nam vulputate metus eu enim. Vestibulum pellentesque felis eu massa.

Appendix A

Configuration Options

A.1	oC Options	22
A.2	fore Options	22
A.3	eripheral Options	2.9

The following configuration options are defined in $vmicro16_soc_config.v.$

A.1 SoC Options

Macro	Default	Purpose
CORES	4	Number of CPU cores in the SoC
SLAVES	7	Number of peripherals

Table A.1: SoC Configuration Options

A.2 Core Options

Macro	Default	Purpose
DATA_WIDTH	16	Width of CPU registers in bits
DEF_CORE_HAS_INSTR_MEM	//	Enable a per core instruction memory cache
DEF_MEM_INSTR_DEPTH	64	Instruction memory cache per core
DEF_MEM_SCRATCH_DEPTH	64	RW RAM per core
DEF_ALU_HW_MULT	1	Enable/disable HW multiply (1 clock)
FIX_T3	//	Enable a T3 state for the APB transaction

Table A.2: Core Options

A.3 Peripheral Options

Macro	Default	Purpose
APB_WIDTH		AMBA APB PADDR signal width
APB_PSELX_GPIO0	0	GPIO0 index
APB_PSELX_UART0	1	UART0 index
APB_PSELX_REGS0	2	REGS0 index
APB_PSELX_BRAM0	3	BRAM0 index
APB_PSELX_GPIO1	4	GPIO1 index
APB_PSELX_GPIO2	5	GPIO2 index
APB_PSELX_TIMR0	6	TIMR0 index
APB_BRAM0_CELLS	4096	Shared memory words
$DEF_MMU_TIM0_S$	16'h0000	Per core scratch memory start/end address
$DEF_MMU_TIM0_E$	16'h007F	"
DEF_MMU_SREG_S	16'h0080	Per core special registers start/end address
DEF_MMU_SREG_E	16'h008F	"
DEF_MMU_GPIO0_S	16'h0090	Shared GPIOn start/end address
$DEF_MMU_GPIO0_E$	16'h0090	"
DEF_MMU_GPIO1_S	16'h0091	"
DEF_MMU_GPIO1_E	16'h0091	"
DEF_MMU_GPIO2_S	16'h0092	"
DEF_MMU_GPIO2_E	16'h0092	"
$DEF_MMU_UART0_S$	16'h00A0	Shared UART start/end address
DEF_MMU_UART0_E	16'h00A1	"
DEF_MMU_REGS0_S	16'h00B0	Shared registers start/end address
DEF_MMU_REGS0_E	16'h00B7	"
DEF_MMU_BRAM0_S	16'h1000	Shared memory with global monitor start/end address
DEF_MMU_BRAM0_E	16'h1FFF	"
$DEF_MMU_TIMR0_S$	16'h0200	Shared timer peripheral start/end address
DEF_MMU_TIMR0_E	16'h0202	"

Table A.3: Peripheral Options

Appendix B

Code Listing

B.1	vmicro16_soc_config.v	24
B.2	top_ms.v	26
B.3	vmicro16_soc.v	27
B.4	$vmicro16_periph.v \\ \dots \\ $	33
B.5	vmicro16.v	38

B.1 vmicro16_soc_config.v

Configuration file for configuring the vmicro16_soc.v and vmicro16.v features.

```
// Configuration defines for the vmicro16_soc and vmicro16 cpu.
     `ifndef VMICRO16_SOC_CONFIG_H
`define VMICRO16_SOC_CONFIG_H
     `include "clog2.v"
     `define FORMAL
     `define CORES
     `define SLAVES
12
     13
     15
16
19
     // Top level data width for registers, memory cells, bus widths `define DATA_WIDTH 16
21
22
     // Set this to use a workaround for the MMU's APB T2 clock //`define FIX_T3
25
     // Instruction memory (read only)
// Must be large enough to support software program.
ifdef DEF_CORE_HAS_INSTR_MEM
// 64 16-bit words per core
define DEF_MEM_INSTR_DEPTH 64
29
31
           // 4096 16-bit words global
`<mark>define DEF_MEM_INSTR_DEPTH 4096</mark>
32
33
     `endif
35
     // Scratch memory (read/write) on each core.
// See `DEF_MMU_TIMO_* defines for info.
`define DEF_MEM_SCRATCH_DEPTH 64
36
39
     // Enables hardware multiplier and mult rr instruction
       define DEF_ALU_HW_MULT 1
41
42
     // Enables global reset (requires more luts) 
`define DEF_GLOBAL_RESET
     // Enable a watch dog timer to reset the soc if threadlocked
```

```
47
      `define DEF_USE_WATCHDOG
 48
       // Enables instruction memory programming via UARTO
 49
         define DEF_USE_REPROG
 51
       `ifdef DEF_USE_REPROG
 52
             ifndef DEF_GLOBAL_RESET
 54
            `error_DEF_USE_REPROG_requires_DEF_GLOBAL_RESET `endif
 55
       `endif
 56
 57
       58
       59
 60
 61
 62
 63
        `define APB_PSELX_GPI00 0
       define APB_PSELX_UARTO 1
define APB_PSELX_REGSO 2
define APB_PSELX_BRAMO 3
 64
 65
 66
 67
        `define APB_PSELX_GPI01
       `define APB_PSELX_GPI02 5
`define APB_PSELX_TIMR0 6
 68
 69
 70
       `define APB_PSELX_WD0G0 7
 71
       `define APB_GPIOO_PINS 8
 72
       `define APB_GPIO1_PINS 16
`define APB_GPIO2_PINS 8
 73
 74
 75
       // Shared memory words `define APB_BRAMO_CELLS 4096
 76
 78
          79
       81
 82
       // TIMO
// Number of scratch memory cells per core
'define DEF_MMU_TIMO_CELLS 64
'define DEF_MMU_TIMO_S 16'h0000
'define DEF_MMU_TIMO_E 16'h007F
 84
 85
 87
       // SREG
      `define DEF_MMU_SREG_S
`define DEF_MMU_SREG_E
                                              16'h0080
 88
                                              16'h008F
 89
       // GPI00
 90
      `define DEF_MMU_GPIOO_S
`define DEF_MMU_GPIOO_E
                                              16'h0090
 91
                                              16'h0090
 92
      // GPI01
      `define DEF_MMU_GPI01_S
`define DEF_MMU_GPI01_E
                                              16'h0091
 94
                                              16'h0091
 95
      // GPI02
      `define DEF_MMU_GPIO2_S
`define DEF_MMU_GPIO2_E
                                              16'h0092
 97
                                              16'h0092
 98
      // UARTO
 99
      `define DEF_MMU_UARTO_S
`define DEF_MMU_UARTO_E
100
                                              16'h.00A0
                                              16'h00A1
101
       // REGSO
102
      `define DEF_MMU_REGSO_S
`define DEF_MMU_REGSO_E
// WDOGO
103
                                              16'h00B0
                                              16'h00B7
104
105
      `define DEF_MMU_WDOGO_S
`define DEF_MMU_WDOGO_E
// BRAMO
106
                                               16'h00B8
                                              16'h00B8
107
108
109
        define DEF_MMU_BRAMO_S
      define DEF_MMU_BRAMO_E
// TIMRO
110
                                              16'h1fff
111
       `define DEF_MMU_TIMRO_S
`define DEF_MMU_TIMRO_E
                                              16'h0200
112
                                              16'h0202
113
114
       115
       116
117
      // Enable/disable interrupts
// Disabling will free up resources for other features
define DEF_ENABLE_INT
// Number of interrupt in signals
define DEF_NUM_INT 8
// Default interrupt bitmask (0 = hidden, 1 = enabled)
define DEF_INT_MASK 0
// Bit position of the TIMRO interrupt signal
define DEF_INT_TIMRO 0
// Interrupt vector memory location
define DEF_MMU_INTSV_S 16'h0100
define DEF_MMU_INTSV_E 16'h0107
// Interrupt vector memory location
118
119
120
121
122
123
124
125
127
128
       // Interrupt vector memory location define DEF_MMU_INTSM_S 16'h0108 define DEF_MMU_INTSM_E 16'h0108
130
131
132
133
134
      `endif
135
```

B.2 top_ms.v

Top level module that connects the SoC design to hardware pins on the FPGA.

```
module seven_display # (
    parameter INVERT = 1
         ) (
 3
                  input [3:0] n, output [6:0] segments
 4
 5
         );
                 reg [6:0] bits;
assign segments = (INVERT ? ~bits : bits);
                always @(n)
case (n)
4'h0: bits = 7'b0111111; // 0
4'h1: bits = 7'b0000110; // 1
4'h2: bits = 7'b10011111; // 2
4'h3: bits = 7'b1001111; // 3
4'h4: bits = 7'b1100110; // 4
4'h5: bits = 7'b1101101; // 5
4'h6: bits = 7'b1101101; // 6
4'h7: bits = 7'b100111; // 7
4'h8: bits = 7'b1111111; // 8
4'h9: bits = 7'b110111; // 9
4'hA: bits = 7'b1111101; // 8
4'hB: bits = 7'b1111100; // B
4'hC: bits = 7'b1111100; // B
10
11
13
14
17
18
20
21
23
                         4'hC: bits = 7'b0111100; // B
4'hC: bits = 7'b0111001; // C
4'hD: bits = 7'b1011110; // D
4'hE: bits = 7'b1111001; // E
4'hF: bits = 7'b1110001; // F
24
26
27
                  endcase
29
         endmodule
30
31
         // minispartan6+ XC6SLX9
module top_ms # (
    parameter GPIO_PINS = 8
33
34
         ) (
                  input
36
                                                    CLK50.
                                [3:0]
37
                  input
// UART
                                                    SW,
38
39
                  input
                                                    RXD,
                 output
// Peripherals
output [7:0]
40
                                                    TXD,
41
42
                                                    LEDS,
43
                   // SSDs
44
                  output [6:0] ssd0,
output [6:0] ssd1,
output [6:0] ssd2,
46
47
                  output [6:0] ssd3,
                  output [6:0] ssd4,
output [6:0] ssd5
49
50
         );
51
                  //wire [15:0]
                                                                M_PADDR
                                                                M PWRITE;
53
                  //wire
                  //wire [5-1:0]
                                                                M_PSELx;
                                                                                     // not shared
54
                   //wire
                                                                M_PENABLE;
                  //wire [15:0]
//wire [15:0]
                                                               M_PWDATA;
M_PRDATA; // input to intercon
M_PREADY; // input to intercon
56
57
                  //wire
59
                 wire [7:0] gpio0;
wire [15:0] gpio1;
wire [7:0] gpio2;
60
61
63
                  vmicro16_soc soc (
.clk (CLK50)
64
                                             (~SW[0]),
66
                           .reset
67
                           //.M_PADDR
                                                         (M_PADDR),
                          //.M_PWRITE
//.M_PSELx
                                                       (M_PWRITE),

(M_PSELx),

(M_PENABLE),

(M_PWDATA),

(M_PRDATA),
69
\frac{70}{71}
                          //.M_PENABLE
//.M_PWDATA
//.M_PRDATA
73
                          //.M_PREADY
                                                        (M_PREADY),
74
                          // UART
                          .uart_tx (TXD),
77
                          .uart_rx (RXD),
                          // GPIO
80
                          .gpio0
                                              (LEDS[3:0]),
81
                           .gpio1
                                              (gpio1),
83
                           .gpio2
                                              (gpio2),
84
                           // DBUG
                                              (LEDS[5:4])
                           .dbug0
86
```

```
87
                                                //.dbug1
                                                                                     (LEDS[7:4])
  88
  89
                                  assign LEDS[7:6] = {TXD, RXD};
  91
                                  // SSD displays (split across 2 gpio ports 1 and 2)
  92
                                // SSD displays (split across 2 gpio ports 1 and 2)
wire [3:0] ssd_chars [0:5];
assign ssd_chars[0] = gpio1[3:0];
assign ssd_chars[1] = gpio1[7:4];
assign ssd_chars[2] = gpio1[11:8];
assign ssd_chars[3] = gpio1[15:12];
assign ssd_chars[4] = gpio2[3:0];
assign ssd_chars[5] = gpio2[7:4];
seven_display ssd_0 (.n(ssd_chars[0]), .segments (ssd0));
seven_display ssd_1 (.n(ssd_chars[1]), .segments (ssd1));
seven_display ssd_2 (.n(ssd_chars[2]), .segments (ssd2));
seven_display ssd_3 (.n(ssd_chars[3]), .segments (ssd3));
seven_display ssd_4 (.n(ssd_chars[4]), .segments (ssd4));
seven_display ssd_5 (.n(ssd_chars[5]), .segments (ssd5));
  94
  95
  96
  97
  98
  99
100
101
102
103
104
105
106
107
                  endmodule
```

B.3 vmicro16_soc.v

```
2
3
     `include "vmicro16_soc_config.v"
`include "clog2.v"
 4
 5
     `include "formal.v"
 6
     9
10
     ) (
          input.
12
                         clk.
                         reset,
13
          input
          output reg resethold
     );
15
          initial resethold = INIT ? (N-1) : 0;
16
          always @(*)
18
               resethold = |hold;
19
20
          reg [`clog2(N)-1:0] hold = (N-1);
always @(posedge clk)
21
22
               if (reset)
23
24
                    hold \leq N-1;
               else
25
                    if (hold)
26
                         hold <= hold - 1;
     endmodule
29
      // Vmicro16 multi-core SoC with various peripherals
30
     // and interrupts
module vmicro16_soc (
31
32
33
          input clk,
34
          input reset,
35
          // UARTO
36
37
          input
                                                   uart_rx,
38
          output
                                                   uart_tx,
39
          output [`APB_GPI00_PINS-1:0]
output [`APB_GPI01_PINS-1:0]
output [`APB_GPI02_PINS-1:0]
40
                                                   gpio0,
41
42
                                                   gpio2,
43
44
          output
                                                   halt.
45
                        [`CORES-1:0]
[`CORES*8-1:0]
          output
                                                   dbug0,
46
          output
                                                   dbug1
     );
48
          wire [`CORES-1:0] w_halt;
49
          assign halt = &w_halt;
50
51
          assign dbug0 = w_halt;
52
53
          // Watchdog reset pulse signal.
// Passed to pow_reset to generate a longer reset pulse
wire wdreset;
55
56
          wire prog_prog;
58
           // soft register reset hold for brams and registers
59
          wire soft_reset;
`ifdef DEF_GLOBAL_RESET
61
               pow_reset # (
62
63
                     .INIT
                     . N
                                    (8)
```

```
65
                   ) por_inst (
 66
                          .clk (clk),
ifdef DEF_USE_WATCHDOG
 67
                           reset
                                            (reset | wdreset | prog_prog),
 69
                           else
                                            (reset),
 70
                          .reset
 71
                           endif
                          .resethold (soft_reset)
                   );
 73
 74
             `else
 75
                   assign soft_reset = 0;
              `endif
 76
 77
             // Peripherals (master to slave)
wire [`APB_WIDTH-1:0]
                                                             M PADDR:
 79
 80
               wire
                                                              M_PWRITE;
 81
               wire [`SLAVES-1:0]
                                                              M_PSELx;
                                                                            // not shared
              wire [SLAVES-1:0] M_PSELX; // not shared
wire wire [DATA_WIDTH-1:0] M_PWDATA;
wire [SLAVES*DATA_WIDTH-1:0] M_PRDATA; // input to intercon
wire [SLAVES-1:0] M_PREADY; // input
 82
 83
 84
 85
 86
             // Master apb interfaces
wire [ CORES* APB_WIDTH-1:0]
wire [ CORES-1:0]
wire [ CORES-1:0]
 87
                                                              w_PADDR;
                                                              w PWRITE:
 89
                                                              w_PSELx;
 90
               wire [CORES-1:0]
wire [CORES*DATA_WIDTH-1:0]
wire [CORES*DATA_WIDTH-1:0]
wire [CORES-1:0]
                                                              w_PENABLE;
 91
                                                             w_PWDATA;
w_PRDATA;
 92
 93
                                                              w_PREADY;
 94
 95
       Interrunts
 96
 97
 98
 99
100
101
102
103
104
             apb_intercon_s # (
    .MASTER_PORTS
105
                                            (`CORES)
106
                                            (`SLAVES),
(`APB_WIDTH),
(`DATA_WIDTH),
                    .SLAVE_PORTS
107
                    .BUS_WIDTH
108
109
                    .HAS_PSELX_ADDR (1)
110
                  .clk (clk),
.reset (soft_reset),
// APB master to slave
.S_PADDR (w_PADDR),
.S_PWRITE (w_PWRITE)
.S_PSEL*
             ) apb (
111
119
113
114
115
116
                                     (w_PSELx),
(w_PENABLE),
(w_PWDATA),
117
                    S_PENABLE
118
                    .S PWDATA
119
                   .S_PRDATA
                                      (w_PRDATA),
120
121
                    .S_PREADY
                                      (w_PREADY),
                   // shared bus
.M_PADDR (M_PADDR)
122
123
                                      (M_PWRITE),
(M_PSELx),
(M_PENABLE),
                    .M_PWRITE
125
                   .M_PSELx
.M_PENABLE
126
127
                    .M_PWDATA
                                      (M_PWDATA),
128
                    M PRDATA
                                      (M_PRDATA), (M_PREADY)
                    M PREADY
129
130
       131
132
133
134
135
             ) wdog0_apb (
136
                   .reset (),
// apb slave to master interface
.S_PADDR (),
                                      (clk),
137
                  .clk
138
139
                                     to master interface
(),
(M_PWRITE),
(M_PSELx[`APB_PSELX_WDOGO]),
(M_PENABLE),
140
141
                    .S PWRITE
                   .S_PSELx
.S_PENABLE
142
143
                    .S_PWDATA
                    .S_PRDATA
145
                   .S_PREADY
                                      (M_PREADY[ APB_PSELX_WDOGO]),
146
147
148
                    .wdreset
                                      (wdreset)
149
        `endif
150
151
             vmicro16_gpio_apb # (
   .BUS_WIDTH ( `APB_WIDTH) ,
   .DATA_WIDTH ( `DATA_WIDTH) ,
   .PORTS ( `APB_GPI00_PINS) ,
152
153
155
```

```
156
                   .NAME
                                    ("GPI00")
157
             ) gpio0_apb (
                   .clk
                                     (clk),
158
                   .reset
                                     (soft_reset),
159
                                      to master interface
160
                   // apb slave .S_PADDR (
                                     (M_PADDR)
161
                                    (M_PWRITE),
(M_PSELx[^APB_PSELX_GPI00]),
(M_PENABLE),
                   .S_PWRITE
162
163
                   .S_PSELx
.S_PENABLE
164
                                    (M_PWDATA),
(M_PWDATA),
(M_PRDATA[^APB_PSELX_GPI00*`DATA_WIDTH +: `DATA_WIDTH]),
(M_PREADY[^APB_PSELX_GPI00]),
165
166
                   .S_PRDATA
                    .S PREADY
167
                                     (gpio0)
                   .gpio
168
169
170
              // GPI01 for Seven segment displays (16 pin)
171
             173
174
175
176
177
             ) gpio1_apb (
                   .clk
                                     (clk),
178
                    .reset
                                     (soft_reset),
                   // apb slave to master interface
.S_PADDR (M_PADDR),
180
181
                   .S_PWRITE
                                    (M_PWRITE),
(M_PSELx[`APB_PSELX_GPI01]),
(M_PENABLE),
182
                   .S_PSELx
.S_PENABLE
183
184
                                    (M_PWDATA),
(M_PWDATA),
(M_PRDATA[^APB_PSELX_GPI01*^DATA_WIDTH +: ^DATA_WIDTH]),
(M_PREADY[^APB_PSELX_GPI01]),
                   .S_PWDATA
185
186
                    .S_PRDATA
                    S PREADY
187
                                     (gpio1)
188
                   .gpio
189
             ):
190
              // GPI02 for Seven segment displays (8 pin)
191
             vmicro16_gpio_apb # (
    .BUS_WIDTH (`APB_WIDTH),
    .DATA_WIDTH (`DATA_WIDTH),
    .PORTS (`APB_GPI02_PINS),
    .NAME ("GPI02")
192
193
194
195
196
             ) gpio2_apb (
197
                   .clk
                                     (clk),
198
                    .reset
                                     (soft_reset),
199
                   // apb slave to master interface
.S_PADDR (M_PADDR),
200
201
                                    (M_PWRITE),
(M_PSELx[`APB_PSELX_GPI02]),
(M_PENABLE),
                    .S_PWRITE
202
                   .S_PSELx
.S_PENABLE
203
204
                                    (M_PWDATA),
(M_PWDATA),
(M_PRDATA[^APB_PSELX_GPI02*`DATA_WIDTH +: `DATA_WIDTH]),
(M_PREADY[^APB_PSELX_GPI02]),
205
                   .S_PWDATA
206
                    .S PRDATA
                    .S_PREADY
207
208
                                     (gpio2)
                    .gpio
209
210
211
             apb_uart_tx # (
                   .DATA_WIDTH (8),
.ADDR_EXP (4)
212
                                    (4) //2^4 = 16 FIFO words
213
             ) uart0_apb (
214
                   .clk
                   .reset (soft_reset),
// apb slave to master interface
216
217
                   .S_PADDR
218
                                     (M_PADDR),
219
                   .S_PWRITE
.S_PSELx
                                    (M_PWRITÉ),
(M_PSELx[`APB_PSELX_UARTO]),
220
221
                   .S_PENABLE
                                     (M_PENABLE),
                                    (M_PWDATA),
(M_PRDATA[^APB_PSELX_UARTO*`DATA_WIDTH +: `DATA_WIDTH]),
(M_PREADY[^APB_PSELX_UARTO]),
222
                   .S_PWDATA
                   S_PRDATA
S_PREADY
223
224
                   // wart wir
225
226
                    .tx_wire
                                     (uart_tx),
227
                   .rx_wire
228
229
             timer_apb timr0 (
    .clk (
230
                                     (clk),
231
232
                    .reset
                                    (soft_reset),
                   // apb slave to master interface
.S_PADDR (M_PADDR),
233
234
                                    (M_PWRITE),
(M_PSELx[`APB_PSELX_TIMRO]),
(M_PENABLE),
                   .S_PWRITE
                    .S PSELx
236
                   .S_PENABLE
237
                                    (M_PWDATA),
(M_PWDATA),
(M_PRDATA[^APB_PSELX_TIMRO*`DATA_WIDTH +: `DATA_WIDTH]),
(M_PREADY[^APB_PSELX_TIMRO])
                   .S_PWDATA
238
                   .S_PRDATA
.S_PREADY
239
240
241
                   ifdef DEF_ENABLE_INT
242
                                    (ints [`DEF_INT_TIMRO]),
(ints_data[`DEF_INT_TIMRO*`DATA_WIDTH +: `DATA_WIDTH])
                   ,.out
243
                     .int_data
244
             );
246
```

```
247
                 // Shared register set for system-on-chip info
// RO = number of cores
vmicro16_regs_apb # (
    .BUS_WIDTH ( APB_WIDTH),
    .DATA_WIDTH ( DATA_WIDTH),
248
249
250
251
252
                                                          (8),
(`CORES),
(`SLAVES)
                        .CELL_DEPTH
253
                        .PARAM_DEFAULTS_RO
.PARAM_DEFAULTS_R1
254
255
                ) regs0_apb (
256
                       .reset (soft_reset),
// apb slave to master interface
.S_PADDR (M_PADDR)
S_DUBTER
257
258
259
                                             (M_PADDR),
(M_PWRITE),
(M_PSELx[^APB_PSELX_REGS0]),
260
                        .S PWRITE
261
                        .S_PSELx
262
                                             (M_PENABLE),
(M_PWDATA),
(M_PRDATA['APB_PSELX_REGSO*'DATA_WIDTH +: 'DATA_WIDTH]),
(M_PREADY['APB_PSELX_REGSO])
263
                        .S_PENABLE
                        .S_PWDATA
264
265
266
                        .S_PREADY
^{267}
                ):
268
                 vmicro16_bram_ex_apb # (
269
                                                 (`APB_WIDTH),
(`DATA_WIDTH),
(`APB_BRAMO_CELLS),
                       .BUS_WIDTH
270
271
                        .MEM_DEPTH
272
                        .CORE_ID_BITS (`clog2(`CORES))
273
274
                ) bram_apb (
                                             (clk),
(soft_reset),
                        .clk
275
276
                        .reset
                       // apb slave to master interface
.S_PADDR (M_PADDR),
277
278
                                             (M_PADDR),
(M_PWRITE),
(M_PSELx[^APB_PSELX_BRAMO]),
(M_PENABLE),
(M_PWDATA),
(M_PRDATA[^APB_PSELX_BRAMO*`DATA_WIDTH +: `DATA_WIDTH]),
(M_PREADY[^APB_PSELX_BRAMO])
                        .S_PWRITE
279
                        .S_PSELx
.S_PENABLE
280
281
                        .S_PWDATA
282
283
                        .S_PRDATA
284
                         .S PREADY
285
286
                // There must be atleast 1 core
`static_assert(`CORES > 0)
`static_assert(`DEF_MEM_INSTR_DEPTH > 0)
`static_assert(`DEF_MMU_TIMO_CELLS > 0)
287
288
289
290
291
292
         // Single instruction memory
`ifndef DEF_CORE_HAS_INSTR_MEM
// slave input/outputs from interconnect
wire [`APB_WIDTH-1:0] instr_M_P
293
294
295
296
                                                                         instr_M_PADDR
                                                                        instr_M_PWRITE;
instr_M_PSELx;
instr_M_PENABLE;
297
                 wire
                wire [1-1:0]
                                                                                                     // not shared
298
299
                 wire
                wire [`DATA_WIDTH-1:0]
wire [1*`DATA_WIDTH-1:0]
wire [1-1:0]
                                                                        instr_M_PWDATA;
instr_M_PRDATA; // slave response
instr_M_PREADY; // slave response
300
301
302
303
                // Master apb interfaces
wire ['CORES*APB_WIDTH-1:0]
wire ['CORES-1:0]
wire ['CORES-1:0]
wire ['CORES-1:0]
304
                                                                        instr_w_PADDR;
instr_w_PWRITE;
305
306
                                                                        instr_w_PSELx;
instr_w_PENABLE;
instr_w_PWDATA;
307
308
                wire ['CORES*'DATA_WIDTH-1:0]
wire ['CORES*'DATA_WIDTH-1:0]
wire ['CORES-1:0]
309
310
                                                                        instr_w_PRDATA;
instr_w_PREADY;
311
312
                 `ifdef DEF_USE_REPROG
  wire [`clog2(`DEF_MEM_INSTR_DEPTH)-1:0] prog_addr;
  wire [`DATA_WIDTH-1:0] prog_data;
313
314
315
                        wire prog_we;
316
                       uart_prog rom_prog (
    .clk (clk),
317
318
                               .reset
                                                     (reset | wdreset),
319
320
                               // input stream
                               .uart_rx
                                                    (uart_rx),
321
                               // programmer
322
323
                                .addr
                                                     (prog_addr),
324
                                .data
                                                     (prog_data),
325
                                                     (prog_we),
                               .we
                                                     (prog_prog)
326
                                .prog
327
                 `endif
328
329
                 `ifdef DEF_USE_REPROG
vmicro16_bram_prog_apb
330
331
332
                 `else
333
                       vmicro16_bram_apb
                `endif
334
                # (
335
                                                    (`APB_WIDTH), (`DATA_WIDTH),
                         .BUS_WIDTH
337
                        .MEM_WIDTH
```

```
.MEM_DEPTH .USE_INITS
338
                                           ( DEF_MEM_INSTR_DEPTH),
339
                                          (1),
("INSTR_ROM_G")
                    . NAME
340
341
             ) instr_rom_apb (
342
                   .clk
                                           (clk)
                    .reset
                                           (reset),
343
                   .S_PADDR
                                           (instr_M_PADDR),
344
                                           (0),
345
                   .S_PWRITE
.S_PSELx
                                           (instr_M_PSELx)
346
                   .S_PENABLE
                                           (instr_M_PENABLE),
347
348
                   .S_PWDATA
                                           (0),
                                           (instr_M_PRDATA),
                    .S PRDATA
349
                                          (instr_M_PREADY)
350
                   .S_PREADY
351
                   `ifdef DEF_USE_REPROG
352
353
354
                         .addr
                                         (prog_addr),
355
                         .data
                                         (prog_data),
356
                         .we
                                         (prog_we),
357
                                         (prog_prog)
                          prog
358
                    endif
             ):
359
360
             apb_intercon_s # (
    .MASTER_PORTS
    .SLAVE_PORTS
361
                                           (`CORES),
362
                   .MASIER_PURIS (CURES),
.SLAVE_PORTS (1),
.BUS_WIDTH (^APB_WIDTH),
.DATA_WIDTH (^DATA_WIDTH),
.HAS_PSELX_ADDR (0)
363
364
365
366
             ) apb_instr_intercon (
367
368
                   .clk
                                     (clk).
                   .reset
                                    (soft_reset),
369
                   // APB master from cores
// master
.S_PADDR (instr_w_PAD
370
371
                                    (instr_w_PADDR),
(instr_w_PWRITE),
372
                   .S_PWRITE
373
374
                    .S_PSELx
                                     (instr_w_PSELx),
                                    (instr_w_PENABLE),
(instr_w_PWDATA),
                   .S_PENABLE
.S_PWDATA
375
376
                    .S_PRDATA
                                     (instr_w_PRDATA),
377
                   .S_PREADY (instr_w
// shared bus slaves
// slave outputs
378
                                    (instr_w_PREADY),
379
380
                                    (instr_M_PADDR),
(instr_M_PWRITE),
(instr_M_PSELx),
381
                    .M_PADDR
                    M PWRITE
382
                    .M_PSELx
383
                                    (instr_M_PENABLE),
(instr_M_PWDATA),
(instr_M_PRDATA),
                    .M_PENABLE
384
385
                    .M PWDATA
                    .M_PRDATA
386
387
                    .M_PREADY
                                     (instr_M_PREADY)
388
       `endif
389
390
             genvar i;
generate for(i = 0; i < `CORES; i = i + 1) begin : cores</pre>
391
392
393
394
                   vmicro16_core # (
                         .CORE_ID
.DATA_WIDTH
395
                                                      (i),
(`DATA_WIDTH),
396
397
                         .MEM_INSTR_DEPTH (`DEF_MEM_INSTR_DEPTH),
.MEM_SCRATCH_DEPTH (`DEF_MMU_TIMO_CELLS)
308
399
400
                   ) c1 (
                         .clk
401
                                          (clk),
(soft_reset),
402
                         .reset
403
                         // debug
404
                                          (w_halt[i]),
405
                         .halt
406
                         // interrupts
407
408
                         .ints
                                          (ints)
                         .ints_data (ints_data),
409
410
                         // Output master port 1
.w_PADDR (w_PADDR
411
                                                          [ APB_WIDTH*i +: APB_WIDTH]
412
                         .w_PWRITE
                                           (w_PWRITE
413
414
                         .w_PSELx
                                           (w_PSELx
                                          .w_PENABLE
415
                         .w_PWDATA
416
                         .w_PRDATA
418
                         .w PREADY
419
       `ifndef DEF_CORE_HAS_INSTR_MEM
420
                         // APB instruction rom
, // Output master port 2
421
422
                         .w2_PADDR (instr_w_PADDR [`APB_WIDTH*i +: `APB_WIDTH]
//.w2_PWRITE (instr_w_PWRITE [i]
.w2_PSELx (instr_w_PSELx [i]
423
424
425
                         .w2_PENABLE (instr_w_PENABLE [i] ),
//.w2_PWDATA (instr_w_PWDATA [`DATA_WIDTH*i +: `DATA_WIDTH]')
.w2_PRDATA (instr_w_PRDATA [`DATA_WIDTH*i +: `DATA_WIDTH])),
426
428
```

```
429
                     .w2_PREADY (instr_w_PREADY [i]
                                                                                              )
430
       endif
               );
431
           end
433
           endgenerate
434
435
            436
           437
438
           wire all_halted = &w_halt;

// Count number of clocks each core is spending on

// bus transactions
439
440
441
           443
444
445
446
447
448
            integer i2;
449
           initial
                for(i2 = 0; i2 < `CORES; i2 = i2 + 1) begin
   bus_core_times[i2] = 0;
   core_work_times[i2] = 0;</pre>
450
451
452
                end
453
454
           // total bus time
455
           generate
456
                genvar g2;

for (g2 = 0; g2 < `CORES; g2 = g2 + 1) begin : formal_for_times

always @(posedge clk) begin

if (w_PSELx[g2])

Luc core + imes[\sig2] <= bus_core_times[g2] + 1;
457
458
459
460
                                     bus_core_times[g2] <= bus_core_times[g2] + 1;
461
462
                               // Core working time
`ifndef DEF_CORE_HAS_INSTR_MEM
463
464
465
                                     if (!w_PSELx[g2] && !instr_w_PSELx[g2])
                               `else
466
                                     if (!w_PSELx[g2])
467
                               `endif
468
                                           if (!w_halt[g2])
469
                                                   core_work_times[g2] <= core_work_times[g2] + 1;</pre>
470
471
472
                   end
473
           endgenerate
474
           reg [15:0] bus_time_average = 0;
reg [15:0] bus_reqs_average = 0;
reg [15:0] fetch_time_average = 0;
476
477
479
           reg [15:0] work_time_average = 0;
480
           always @(all_halted) begin

for (i2 = 0; i2 < CORES; i2 = i2 + 1) begin

bus_time_average = bus_time_average + bus_core_times[i2];

bus_reqs_average = bus_reqs_average + bus_core_reqs_count[i2];
481
482
483
484
                     work_time_average = work_time_average + core_work_times[i2];
fetch_time_average = fetch_time_average + instr_fetch_times[i2];
485
486
                end
487
488
                489
490
491
492
493
494
495
            496
497
499
500
501
           // storage for counters for each core
reg [15:0] bus_core_reqs_count [0:`CORES-1];
502
503
504
                for(i2 = 0; i2 < `CORES; i2 = i2 + 1)
505
                     bus_core_reqs_count[i2] = 0;
506
507
           // 1 clk delay to detect rising edge
always @(posedge clk)
509
                bus_core_reqs_last <= w_PSELx;</pre>
510
511
           generate
512
                genvar g3;
for (g3 = 0; g3 < `CORES; g3 = g3 + 1) begin : formal_for_reqs
// Detect new reqs for each core
513
514
515
                        assign bus_core_reqs_real[g3] = w_PSELx[g3] >
516
                                                                           bus_core_regs_last[g3];
517
519
                        always @(posedge clk)
```

```
520
                        if (bus_core_reqs_real[g3])
521
                            bus_core_reqs_count[g3] <= bus_core_reqs_count[g3] + 1;</pre>
522
523
             end
524
         endgenerate
525
526
527
         `ifndef DEF_CORE_HAS_INSTR_MEM
            528
529
530
531
            integer i3;
532
                for(i3 = 0; i3 < `CORES; i3 = i3 + 1)
instr_fetch_times[i3] = 0;
534
535
536
            // total bus time // Instruction fetches occur on the w2 master port
537
538
539
            generate
                540
541
542
543
                           instr_fetch_times[g4] <= instr_fetch_times[g4] + 1;</pre>
544
                end
545
            endgenerate
546
         `endif
547
548
549
         endif // end FORMAL
550
551
     endmodule
552
```

B.4 vmicro16_periph.v

Various memory-mapped APB peripherals, such as GPIO, UART, timers, and memory.

```
// Vmicro16 peripheral modules
      `include "vmicro16_soc_config.v"
`include "formal.v"
 3
      // Simple watchdog peripheral
     module vmicro16_watchdog_apb # (
parameter BUS_WIDTH = 16,
parameter NAME = "WD",
9
           parameter CLK_HZ
                                       = 50_000_000
      ) (
11
           input clk,
12
13
           input reset,
            // APB Slave to master interface
15
           input [0:0]
                                                       S_PADDR, // not used (optimised out)
16
17
           input
                                                       S_PWRITÉ,
                                                       S_PSELx,
S_PENABLE,
18
           input
19
           input
           input
                    [0:0]
                                                       S_PWDATA,
21
            // prdata not used
22
                                                       S_PRDATA,
           output [0:0]
24
           output
                                                       S_PREADY,
25
26
            // watchdog reset, active high
                                                       wdreset
28
      );
           //assign S_PRDATA = (S_PSELx & S_PENABLE) ? gpio : 16'h0000;
assign S_PREADY = (S_PSELx & S_PENABLE) ? 1'b1 : 1'b0;
wire we = (S_PSELx & S_PENABLE & S_PWRITE);
29
31
32
            // countdown timer
           reg [`clog2(CLK_HZ)-1:0] timer = CLK_HZ;
35
           wire w_wdreset = (timer == 0);
36
37
           // infer a register to aid timing
initial wdreset = 0;
38
39
           always @(posedge clk)
41
                 wdreset <= w_wdreset;</pre>
42
           always @(posedge clk)
                if (we) begin
    $display($time, "\t\%s <= RESET", NAME);
    timer <= CLK_HZ;</pre>
44
45
47
                 end else begin
                      timer <= timer - 1:
48
```

```
49
                    end
 50
        endmodule
 51
        module timer_apb # (
        parameter CLK_HZ = 50_000_000
) (
 53
 54
              input clk,
 55
 56
              input reset,
 57
 58
              input clk_en,
 59
              // 0 16-bit value R/W
// 1 16-bit control R
// 2 16-bit prescaler
input [1:0]
 60
                                                  b0 = start, b1 = reset
 61
                                                               S PADDR.
 63
 64
 65
              input
                                                                S_PWRITE,
                                                               S_PSELx,
S_PENABLE,
S_PWDATA,
 66
              input
 67
              input
 68
              input
                               [`DATA_WIDTH-1:0]
 69
              output reg [`DATA_WIDTH-1:0]
                                                               S PRDATA.
 70
              output
 71
              output out,
output [`DATA_WIDTH-1:0] int_data
 73
 74
              76
 77
 78
 79
 80
             reg [`DATA_WIDTH-1:0] r_counter = 0;
reg [`DATA_WIDTH-1:0] r_load = 0;
reg [`DATA_WIDTH-1:0] r_pres = 0;
reg [`DATA_WIDTH-1:0] r_ctrl = 0;
 81
 83
 84
              localparam CTRL_START = 0;
localparam CTRL_RESET = 1;
localparam CTRL_INT = 2;
 86
 87
 89
              localparam ADDR_LOAD = 2'b00;
localparam ADDR_CTRL = 2'b01;
localparam ADDR_PRES = 2'b10;
 90
 91
 92
 93
              always @(*) begin
 94
                    S_PRDATA = 0;
 96
                    if (en)
                          case(S_PADDR)
 97
                                ADDR_LOAD: S_PRDATA = r_counter;
ADDR_CTRL: S_PRDATA = r_ctrl;
//ADDR_CTRL: S_PRDATA = r_pres;
default: S_PRDATA = 0;
 99
100
101
102
                          endcase
              end
103
104
              // prescaler counts from r_pres to 0, emitting a stb signal
// to enable the r_counter step
reg [`DATA_WIDTH-1:0] r_pres_counter = 0;
wire counter_en = (r_pres_counter == 0);
always @(posedge clk)
if (r_pres_counter == 0)
105
106
107
108
109
                    if (r_pres_counter == 0)
110
                          r_pres_counter <= r_pres;</pre>
111
112
                    else
                          r_pres_counter <= r_pres_counter - 1;
113
114
115
              always @(posedge clk)
                    if (we)
116
                          case(S_PADDR)
117
                                // Write to the load register:
// Set load register
// Set counter register
119
120
                                121
122
123
124
125
                                ADDR_CTRL: begin
r_ctrl <= S_PWDATA;
126
127
                                       $display($time, "\t\ttimr0: WRITE CTRL: %h", S_PWDATA);
                                 end
129
                                ADDR_PRES: begin
r_pres <= S_PWDATA;
$display($time, "\t\ttimr0: WRITE PRES: \h", S_PWDATA);
130
131
132
133
134
                          endcase
135
                    else
                         if (r_ctrl[CTRL_START]) begin
   if (r_counter == 0)
      r_counter <= r_load;</pre>
136
137
                                else if(counter_en)
139
```

```
r_counter <= r_counter -1;
end else if (r_ctrl[CTRL_RESET])
   r_counter <= r_load;</pre>
140
141
142
143
              // generate the output pulse when r_counter == 0
// out = (counter reached zero & counter started)
assign out = (r_counter == 0) && r_ctrl[CTRL_START]; // && r_ctrl[CTRL_INT];
assign int_data = {`DATA_WIDTH{1'b1}};
144
145
146
147
        endmodule
148
149
150
       // APB wrapped programmable umicro16_bram
module vmicro16_bram_prog_apb # (
    parameter BUS_WIDTH = 16,
    parameter MEM_WIDTH = 16,
151
152
153
154
              parameter MEM_DEPTH
                                                 = 64,
155
156
              parameter APB_PADDR
                                                = 0,
              parameter USE_INITS parameter NAME
157
                                                = 0;
= "BRAMPROG",
158
159
              parameter CORE_ID
                                                = 0
       ) (
160
              input clk,
input reset,
161
162
              // APB Slave to master interface input ['clog2(MEM_DEPTH)-1:0] S_PADDR,
163
164
              input
                                                               S_PWRITE,
165
                                                               S_PSELx,
166
              input
                                                               S_PENABLE, S_PWDATA,
167
              input
              input [BUS_WIDTH-1:0]
168
169
170
              output [BUS_WIDTH-1:0]
                                                               S_PRDATA,
171
              output
172
              // interface to program the instruction memory
input ['clog2('DEF_MEM_INSTR_DEPTH)-1:0] addr,
input ['DATA_WIDTH-1:0] data,
173
              input
174
              input
175
176
              input
177
              input
        );
178
              wire [MEM_WIDTH-1:0] mem_out;
179
180
              assign S_PRDATA = (S_PSELx & S_PENABLE) ? mem_out : 16'h0000; assign S_PREADY = (S_PSELx & S_PENABLE) ? 1'b1 : 1'b0;
181
182
              wire s_we = (S_PSELx & S_PENABLE & S_PWRITE);
183
184
              wire [`clog2(`DEF_MEM_INSTR_DEPTH)-1:0] mem_addr = we ? addr : S_PADDR;
wire [`DATA_WIDTH-1:0] mem_data = we ? data : S_PWDATA;
185
186
                                                                           mem_we = we | s_we;
187
188
189
              vmicro16_bram #
                                      (
(MEM_WIDTH),
(MEM_DEPTH),
                    .MEM_WIDTH
.MEM_DEPTH
190
191
                                      ("BRAMPROG"),
(0),
(-1)
                    .NAMĒ
192
                    .USE_INITS
.CORE_ID
193
194
              ) bram_apb (
195
196
                    .clk
                                       (clk),
197
                    .reset
                                      (reset),
198
                    . {\tt mem\_addr}
                                       (mem_addr),
199
200
                    .mem_in
                                       (mem_data),
201
                                       (mem_we),
                    .mem_we
202
                    .mem_out
                                       (mem_out)
203
              ):
        endmodule
204
205
       // APB wrapped umicro16_bram
module vmicro16_bram_apb # (
    parameter BUS_WIDTH =
    parameter MEM_WIDTH =
206
207
                                                = 16,
208
                                                 = 16,
209
              parameter MEM_DEPTH
parameter APB_PADDR
parameter USE_INITS
210
                                                 = 64,
                                                 = 0,
211
                                                = 0,
= "BRAM",
212
213
              parameter NAME
              parameter CORE_ID
                                                 = 0
214
        ) (
^{215}
216
              input clk,
              input reset,
// APB Slave to master interface
217
218
              input ['clog2(MEM_DEPTH)-1:0] S_PADDR,
                                                               S_PWRITE.
220
              input
                                                               S_PSELx,
221
              input
                                                               S_PENABLE,
222
              input
                        [BUS_WIDTH-1:0]
223
              input
                                                               S PWDATA.
224
                                                               S_PRDATA,
              output [BUS_WIDTH-1:0]
^{225}
226
              output
                                                               S PREADY
        );
227
              wire [MEM_WIDTH-1:0] mem_out;
228
229
              assign S_PRDATA = (S_PSELx & S_PENABLE) ? mem_out : 16'h0000;
230
```

```
assign S_PREADY = (S_PSELx & S_PENABLE) ? 1'b1 :
assign we = (S_PSELx & S_PENABLE & S_PWRITE);
231
                                                                                      : 1'b0;
232
             assign we
233
             always @(*)
if (S_PSELx && S_PENABLE)
$display($time, "\t\%s => %h", NAME, mem_out);
234
235
236
237
238
             always @(posedge clk)
                   if (we)
239
                         240
241
242
243
             vmicro16_bram # (
                                    (MEM_WIDTH), (MEM_DEPTH), (NAME),
244
                  .MEM_WIDTH .MEM_DEPTH
245
                   .NAME
246
247
                   .USE_INITS
                                     (-1)
248
                   .CORE_ID
             ) bram_apb (
249
250
                   .clk
                                     (clk),
251
                   .reset
                                     (reset),
252
                   .{\tt mem\_addr}
                                     (S_PADDR)
253
254
                   .mem_in
                                     (S_PWDATA),
255
                   .mem we
                                     (we).
                   .mem_out
                                     (mem_out)
256
             );
257
258
       endmodule
259
       // Shared memory with hardware monitor (LWEX/SWEX)
module vmicro16_bram_ex_apb # (
    parameter BUS_WIDTH = 16,
    parameter MEM_WIDTH = 16,
260
261
262
263
             parameter MEM_DEPTH = 64,
parameter CORE_ID_BITS = 3,
parameter SWEX_SUCCESS = 16'h0000,
264
265
266
267
             parameter SWEX_FAIL = 16'h0001
       ) (
268
             input clk,
269
270
             input reset,
271
             272
                                                                    S_PADDR /
273
274
275
                                                            S_PWRITE,
             input
276
                                                            S_PSELx,
S_PENABLE,
S_PWDATA,
277
             input
278
             input
             input [MEM_WIDTH-1:0]
279
280
                                                            S_PRDATA,
S_PREADY
281
             output reg [MEM_WIDTH-1:0]
282
             output
283
       );
             // exclusive flag checks
wire [MEM_WIDTH-1:0] mem_out;
284
285
                                            swex_success = 0;
286
287
288
             localparam ADDR_BITS = `clog2(MEM_DEPTH);
289
290
                / hack to create a 1 clock delay to S_PREADY
             // for bram to be ready reg cdelay = 1;
201
292
293
             always @(posedge clk)
294
                   if (S PSELx)
                        cdelay <= 0;</pre>
295
296
                   else
297
                         cdelay <= 1;</pre>
298
             //assign S_PRDATA = (S_PSELx & S_PENABLE) ? swex_success ? 16'hF0F0 : 16'
assign S_PREADY = (S_PSELx & S_PENABLE & (!cdelay)) ? 1'b1 : 1'b0;
assign we = (S_PSELx & S_PENABLE & S_PWRITE);
wire en = (S_PSELx & S_PENABLE);
                                                                                                                  16'h0000;
299
300
301
302
303
             \label{limits} \begin{tabular}{ll} // Similar to: \\ // & http://infocenter.arm.com/help/index.jsp?topic=/com.arm.doc.dui0204f/Cihbghef.html \\ \end{tabular}
304
305
306
             // mem_wd is the CORE_ID sent in bits [18:16]
localparam TOP_BIT_INDEX = `APB_WIDTH -1;
localparam PADDR_CORE_ID_MSB = TOP_BIT_INDEX - 2;
localparam PADDR_CORE_ID_LSB = PADDR_CORE_ID_MSB - (CORE_ID_BITS-1);
307
308
309
310
311
             312
313
314
             wire [CORE_ID_BITS-1:0] core_id = S_
// CORE_ID to write to ex_flags register
wire [ADDR_BITS-1:0] mem_addr = S_
315
316
                                                                 = S_PADDR[ADDR_BITS-1:0];
317
318
                                               ex_flags_read;
is_locked = |ex_flags_read;
is_locked_self = is_locked && (core_id == (ex_flags_read-1));
             wire [CORE_ID_BITS:0]
319
321
             wire
```

```
322
            // Check exclusive access flags always @(*) begin
323
324
325
                 swex_success = 0;
326
                 if (en)
                          buq!
327
                      if (!swex && !lwex)
328
329
                      swex_success = 1;
else if (swex)
330
                           if (is_locked && !is_locked_self)
331
                           // someone else has locked it
swex_success = 0;
else if (is_locked && is_locked_self)
332
333
334
335
                                swex_success = 1;
336
            end
337
338
            always @(*)
339
                 if (swex)
                      if (swex success)
340
341
                           S_PRDATA = SWEX_SUCCESS;
^{342}
                           S_PRDATA = SWEX_FAIL;
343
                 else
344
345
                      S_PRDATA = mem_out;
346
            wire reg_we = en && ((lwex && !is_locked)
347
                                   || (swex && swex_success));
348
349
            reg [CORE_ID_BITS:0] reg_wd;
always @(*) begin
   reg_wd = {{CORE_ID_BITS}{1'b0}};
350
351
352
353
                 if (en)
354
                      // if wanting to lock the addr
if (lwex)
355
356
                            // and not already locked
357
358
                            if (!is_locked) begin
                                reg_wd = (core_id + 1);
359
                           end
360
                      else if (swex)
361
                           if (is_locked && is_locked_self)
    reg_wd = {{CORE_ID_BITS}{1'b0}};
362
363
364
365
            // Exclusive flag for each memory cell
vmicro16_bram # (
366
367
                                (CORE_ID_BITS + 1),
(MEM_DEPTH),
                 .MEM_WIDTH
368
                 .MEM_DEPTH .USE_INITS
369
                                 (0),
370
371
                 .NAME
            ) ram_exflags (
372
                                 (clk)
373
                 .clk
374
                 .reset
                                 (reset),
375
                 .mem addr
                                 (mem addr).
376
377
                 .mem_in
                                 (reg_wd),
378
                  .mem_we
                                 (reg_we),
379
                 .mem_out
                                 (ex_flags_read)
           );
380
381
382
            always @(*)
if (S_PSELx && S_PENABLE)
383
384
                      $display($time, "\t\tBRAMex[%] READ %h\tCORE: %h", mem_addr, mem_out, S_PADDR[16 +: CORE_ID_BITS]);
385
            always @(posedge clk)
386
387
                 if (we)
                      display($time, "\t\tBRAMex[%h] WRITE %h\tCORE: %h", mem_addr, S_PWDATA, S_PADDR[16 +: CORE_ID_BITS]);
388
389
            vmicro16_bram # (
390
                 .MEM_WIDTH
.MEM_DEPTH
                                 (MEM_WIDTH), (MEM_DEPTH),
391
392
                                 (0),
                  .USE_INITS
393
                  .NAME
                                 ("BRAMexinst")
394
395
            ) bram_apb (
                                 (clk).
396
                 .clk
                                 (reset),
397
                 .reset
398
                                 (mem_addr),
399
                 .mem_addr
                                 (S_PWDATA),
400
                 .{\tt mem\_in}
                  .mem_we
                                 (we && swex_success),
401
402
                 .mem_out
                                 (mem_out)
            );
403
      endmodule
404
405
       // Simple APB memory-mapped register set
406
      module vmicro16_regs_apb # (
parameter BUS_WIDTH = 16
parameter DATA_WIDTH = 16
parameter CELL_DEPTH = 8,
parameter PARAM_DEFAULTS_RO = 0,
407
                                                = 16,
408
                                                = 16,
409
410
            parameter PARAM_DEFAULTS_R1 = 0
412
```

```
413
       ) (
414
             input clk,
415
             input reset.
             // APB Slave to master interface input ['clog2(CELL_DEPTH)-1:0] S_PADDR,
416
417
                                                           S_PWRITE,
418
             input
                                                           S_PSELx,
419
             input
420
                                                           S_PENABLE,
             input [DATA_WIDTH-1:0]
                                                           S PWDATA.
421
422
423
             output [DATA_WIDTH-1:0]
                                                           S_PRDATA,
                                                           S_PREADY
424
             output
425
       );
426
             wire [DATA_WIDTH-1:0] rd1;
427
             assign S_PRDATA = (S_PSELx & S_PENABLE) ? rd1 : 16'h0000; assign S_PREADY = (S_PSELx & S_PENABLE) ? 1'b1 : 1'b0; assign reg_we = (S_PSELx & S_PENABLE & S_PWRITE);
428
429
430
431
432
             always @(*)
433
                   if (reg_we)
                        434
435
436
             always Q(*)
437
                    rassert(reg_we == (S_PSELx & S_PENABLE & S_PWRITE))
438
439
             vmicro16_regs # (
.CELL_DEPTH (CELL_DEPTH),
.CELL_WIDTH (DATA_WIDTH),
.PARAM_DEFAULTS_R0 (PARAM_DEFAULTS_R1)
.PARAM_DEFAULTS_R1 (PARAM_DEFAULTS_R1)
440
441
442
443
444
             ) regs_apb (
445
446
                  clk
                               (clk)
                   .reset (reset),
447
                   // port
448
449
                   .rs1
                              (S_PADDR),
                              (rd1),
(reg_we),
(S_PADDR)
450
                   .rd1
451
                   .we
                   .ws1
452
                   wd (S_PWDATA)

// port 2 unconnected

//.rs2 (),

//.rd2 ()
                              (S_PWDATA)
453
454
455
456
             ):
457
       endmodule
458
459
       // Simple GPIO write only peripheral
module vmicro16_gpio_apb # (
   parameter BUS_WIDTH = 16,
   parameter DATA_WIDTH = 16,
   parameter PORTS = 8,
460
461
462
463
                                       = 8,
464
             parameter NAME
465
       ) (
466
             input clk.
467
             input reset,
468
             // APB Slave to master interface input [0:0]
469
                                                           S_PADDR, // not used (optimised out)
470
                                                           S_PWRITE,
471
             input
                                                          S_PSELx,
S_PENABLE,
472
             input
473
             input [DATA_WIDTH-1:0]
474
                                                           S_PWDATA,
475
476
             output [DATA_WIDTH-1:0]
                                                          S_PRDATA,
S_PREADY,
477
             output
478
             output reg [PORTS-1:0]
                                                           gpio
479
       );
             assign S_PRDATA = (S_PSELx & S_PENABLE) ? gpio : 16'h0000; assign S_PREADY = (S_PSELx & S_PENABLE) ? 1'b1 : 1'b0; assign ports_we = (S_PSELx & S_PENABLE & S_PWRITE);
480
481
482
483
             always @(posedge clk)
484
                  485
486
487
488
489
                   end
490
       endmodule
491
```

B.5 vmicro16.v

Vmicro16 CPU core module.

```
1 // This file contains multiple modules.
2 // Verilator likes 1 file for each module
```

```
/* verilator lint_off DECLFILENAME */
/* verilator lint_off UNUSED */
/* verilator lint_off BLKSEQ */
/* verilator lint_off WIDTH */
 3
 4
        // Include Vmicro16 ISA containing definitions for the bits `include "vmicro16_isa.v"
10
        `include "clog2.v"
`include "formal.v"
11
12
13
14
15
        //\ \mathit{This}\ \mathit{module}\ \mathit{aims}\ \mathit{to}\ \mathit{be}\ \mathit{a}\ \mathit{SYNCHRONOUS},\ \mathit{WRITE\_FIRST}\ \mathit{BLOCK}\ \mathit{RAM}
                  https://www.xilinx.com/support/documentation/user_guides/ug473_7Series_Memory_Resources.pdf
https://www.xilinx.com/support/documentation/user_guides/ug383.pdf
17
18
19
                  https://www.xilinx.com/support/documentation/sw_manuals/xilinx2016_4/ug901-vivado-synthesis.pdf
        module vmicro16_bram # (
parameter MEM_WIDTH
parameter MEM_DEPTH
20
                                                              = 16,
21
22
                                                             = 64,
                parameter CORE_ID parameter USE_INITS
                                                           = 0,
23
                                                             = 0,
24
                parameter PARAM_DEFAULTS_RO = 0,
25
                parameter PARAM_DEFAULTS_R1 = 0,
parameter PARAM_DEFAULTS_R2 = 0,
27
                parameter PARAM_DEFAULTS_R3 = 0,
28
               parameter NAME
        ) (
30
                input clk.
31
                input reset,
32
33
                                     [`clog2(MEM_DEPTH)-1:0] mem_addr,
[MEM_WIDTH-1:0] mem_in,
34
                input.
                input
35
                                                                                   mem_we
                output reg [MEM_WIDTH-1:0]
37
                                                                                  mem out
        );
38
               // memory vector
(* ram_style = "block" *)
reg [MEM_WIDTH-1:0] mem [0:MEM_DEPTH-1];
40
41
42
43
                 // not synthesizable
                integer i;
initial begin
44
45
                       for (i = 0; i < MEM_DEPTH; i = i + 1) mem[i] = 0;
mem[0] = PARAM_DEFAULTS_R0;
mem[1] = PARAM_DEFAULTS_R1;</pre>
46
47
48
                       mem[2] = PARAM_DEFAULTS_R2;
mem[3] = PARAM_DEFAULTS_R3;
50
51
                       if (USE_INITS) begin
52
                               //`define TEST_SW
`ifdef TEST_SW
53
54
                                $readmemh("E:\\Projects\\uni\\vmicro16\\sw\\verilog_memh.txt", mem);
55
56
                                 endif
57
                               `define TEST_ASM
`ifdef TEST_ASM
58
59
60
                               $readmemh("E:\\Projects\\uni\\vmicro16\\sw\\asm.s.hex", mem);
                                 endif
61
62
                               //`define TEST_COND
  `ifdef TEST_COND
mem[0] = {`VMICR016_OP_MOVI,
mem[0] = {`VMICR016_OP_MOVI,
63
64
                                                                                           3'h7, 8'hCO}; // lock
3'h7, 8'hCO}; // lock
65
66
67
                                 endif
68
                              69
70
                                                                                            3'h0, 8'h0A};
71
                                                                                           3'h1, 8'h0B};
3'h1, 3'h0, 5'h1};
72
73
74
                                 endif
75
                              //`define TEST_LWEX

`ifdef TEST_LWEX

mem[0] = {`VMICR016_OP_MOVI,
mem[1] = {`VMICR016_OP_SW,
mem[2] = {`VMICR016_OP_LW,
mem[3] = {`VMICR016_OP_LWEX,
mem[4] = {`VMICR016_OP_SWEX,
`ondif
76
77
                                                                                           3'h0, 8'hC5};
3'h0, 3'h0, 5'h1};
3'h2, 3'h0, 5'h1};
3'h2, 3'h0, 5'h1};
3'h3, 3'h0, 5'h1};
78
79
80
81
83
84
                              //define TEST_MULTICORE

`ifdef TEST_MULTICORE

mem[0] = {`VMICR016_OP_MOVI,
mem[1] = {`VMICR016_OP_MOVI,
mem[2] = {`VMICR016_OP_SW,
mem[3] = {`VMICR016_OP_MOVI,
mem[4] = {`VMICR016_OP_MOVI,
mem[5] = {`VMICR016_OP_MOVI,
mem[6] = {`VMICR016_OP_MOVI,
85
                                                                                           3'h0, 8'h90};
3'h1, 8'h33};
3'h0, 5'h0};
86
87
88
89
                                                                                           3'h1, 3'h0, 6'h80};
3'h2, 3'h0, 5'h0);
3'h1, 8'h33};
3'h1, 8'h33};
90
91
93
```

```
mem[7] = {`VMICRO16_OP_MOVI,
mem[8] = {`VMICRO16_OP_MOVI,
mem[9] = {`VMICRO16_OP_SW,
                                                                                                                                                                                        3'h1, 8'h33};
3'h0, 8'h91};
3'h2, 3'h0, 5'h0};
  94
  95
  96
   97
  98
                                                               //`define TEST_BR

`ifdef TEST_BR

mem[0] = {`VMICR016_OP_MOVI, 3'h0, 8'h0};

mem[1] = {`VMICR016_OP_MOVI, 3'h3, 8'h3};

mem[2] = {`VMICR016_OP_MOVI, 3'h1, 8'h2};

mem[3] = {`VMICR016_OP_ARITH_U, 3'h0, 3'h1, 5'b11111};

mem[4] = {`VMICR016_OP_BR, 3'h3, `VMICR016_OP_BR_U};

mem[5] = {`VMICR016_OP_MOVI, 3'h0, 8'hFF};
  99
100
101
102
103
104
105
106
107
                                                                    endif
108
                                                                 //`define ALL_TEST
`ifdef ALL_TEST
109
110
                                                                 // Standard all test
// REGS0
111
112
                                                               mem[0] = {\text{`VMICRO16_OP_MOVI,}}
mem[1] = {\text{`VMICRO16_OP_SW,}}
mem[2] = {\text{`VMICRO16_OP_SW,}}
                                                                                                                                                                                         3'h0, 8'h81};
3'h1, 3'h0, 5'h0}; // MMU[0x81] = 6
3'h2, 3'h0, 5'h1}; // MMU[0x82] = 6
113
114
115
                                                                 // GPI00
116
                                                               // GPIOO
mem[3] = {`VMICRO16_OP_MOVI,
mem[4] = {`VMICRO16_OP_MOVI,
mem[5] = {`VMICRO16_OP_SW,
mem[6] = {`VMICRO16_OP_LW,
// TIMO
mem[7] = {`VMICRO16_OP_MOVI,
mem[8] = {`VMICRO16_OP_LW,
// UARTO
117
                                                                                                                                                                                         3'h0, 8'h90};
                                                                                                                                                                                         3 h0, 8 h90,,
3'h1, 8'hD};
3'h1, 3'h0, 5'h0};
3'h2, 3'h0, 5'h0};
118
119
120
121
                                                                                                                                                                                         3'h0, 8'h07};
3'h3, 3'h0, 5'h03};
122
123
124
                                                                  // UARTO
                                                               mem[9] = {`VMICR016_OP_MOVI,
    mem[10] = {`VMICR016_OP_MOVI,
    mem[11] = {`VMICR016_OP_SW,
    mem[12] = {`VMICR016_OP_MOVI,
    mem[13] = {`VMICR016_OP_SW,
    }
}
                                                                                                                                                                                            3'h0, 8'hA0}; // UAI
3'h1, 8'h41}; // asc
3'h1, 3'h0, 5'h0};
3'h1, 8'h42}; // ascii B
3'h1, 3'h0, 5'h0};
                                                                                                                                                                                                                                                                     // IJARTO
125
                                                                                                                                                                                                                                                                  // ascii A
126
127
128
129
                                                              mem[13] = { VMICRO16_OP_SW, mem[14] = { VMICRO16_OP_MOVI, mem[15] = { VMICRO16_OP_MOVI, mem[16] = { VMICRO16_OP_SW, mem[17] = { VMICRO16_OP_SW, mem[18] = { VMICRO16_OP_SW, mem[19] = { VMICRO16_OP_SW, mem[20] = { VMICRO16_OP_SW, mem[21] = { VMICRO16_OP_SW
                                                                                                                                                                                           3'h1, 3'h0, 5'h0);
3'h1, 8'h43}; // ascii C
3'h1, 3'h0, 5'h0);
3'h1, 8'h44}; // ascii D
3'h1, 3'h0, 5'h0);
3'h1, 8'h45}; // ascii D
3'h1, 3'h0, 5'h0);
3'h1, 8'h46}; // ascii E
3'h1, 3'h0, 5'h0);
130
131
132
133
134
135
136
137
                                                                 // BRAMO
138
                                                               // BRAMO
mem[22] = {`VMICR016_OP_MOVI,
mem[23] = {`VMICR016_OP_MOVI,
mem[24] = {`VMICR016_OP_SW,
mem[25] = {`VMICR016_OP_LW,
                                                                                                                                                                                             3'h0, 8'hC0};
139
                                                                                                                                                                                            3'h1, 8'hA};
3'h1, 3'h0, 5'h5};
3'h2, 3'h0, 5'h5};
140
141
142
                                                               143
144
                                                                                                                                                                                             3'h0, 8'h91};
                                                                                                                                                                                            3'h1, 8'h12};
3'h1, 3'h0, 5'h0};
3'h2, 3'h0, 5'h0};
145
146
147
                                                                  // GPI02
148
                                                               mem[30] = {`VMICRO16_OP_MOVI,
mem[31] = {`VMICRO16_OP_MOVI,
mem[32] = {`VMICRO16_OP_SW,
                                                                                                                                                                                           3'h0, 8'h92};
3'h1, 8'h56};
3'h1, 3'h0, 5'h0};
149
150
151
                                                                    endif
152
153
                                                                 //`define TEST_BRAM
`ifdef TEST_BRAM
154
155
                                                               mem[0] = {\cappamolecum} VMICRO16_OP_MOVI,
mem[1] = {\cappamolecum} VMICRO16_OP_MOVI,
mem[2] = {\cappamolecum} VMICRO16_OP_SW,
mem[3] = {\cappamolecum} VMICRO16_OP_LW,
156
                                                                                                                                                                                       3'h0, 8'hC0};
3'h1, 8'hA};
3'h1, 3'h0, 5'h5};
3'h2, 3'h0, 5'h5};
157
158
159
160
161
                                                                   endif
                                                 end
162
                                   end
163
164
                                 always @(posedge clk) begin
165
                                                             synchronous WRITE_FIRST (page 13)
166
167
                                                 if (mem_we) begin
                                                                mem[mem_addr] <= mem_in;
$display($time, "\t\t%s[%h] <= %h",
168
169
170
                                                                                               NAME, mem_addr, mem_in);
171
                                                 end else
                                                               mem_out <= mem[mem_addr];</pre>
172
                                   end
174
                                   // TODO: Reset impl = every clock while reset is asserted, clear each cell
175
                                                                    one at a time, mem[i++] \le 0
176
                   endmodule
177
178
179
                   180
                                                                                                                           = 16.
181
                                                                                                                          = 64,
182
                                 parameter CORE_ID
                                                                                                                           = 3'h0.
184
```

```
parameter CORE_ID_BITS = `clog2(`CORES)
185
      ) (
186
           input clk,
187
           input reset,
189
           input req,
output busy,
190
191
192
           // From core
input: [MEM_WIDTH-1:0]
193
194
                                            mmu_addr,
195
           input
                         [MEM_WIDTH-1:0]
                                            mmu_in,
196
           input
                                            mmu we
                                            mmu_lwex,
           input
197
198
           input
                                            mmu_swex,
           output reg [MEM_WIDTH-1:0] mmu_out,
199
200
201
           // interrupts
           output reg ['DATA_WIDTH*'DEF_NUM_INT-1:0] ints_vector, output reg ['DEF_NUM_INT-1:0] ints mask.
202
203
204
           // TO APB interconnect
output reg [`APB_WIDTH-1:0] M_PADDR,
output reg M_PWRITE
205
206
                                              M_PWRITE,
207
                                              M_PSELx,
M_PENABLE,
           output reg
208
209
           output reg
           output reg [MEM_WIDTH-1:0]
                                              M_PWDATA,
210
           // from interconnect
211
                                              M PRDATA
212
           input
                        [MEM_WIDTH-1:0]
213
           input
      );
214
           localparam MMU_STATE_T1 = 0;
localparam MMU_STATE_T2 = 1;
localparam MMU_STATE_T3 = 2;
215
216
217
218
           reg [1:0] mmu_state
                                         = MMU_STATE_T1;
219
           reg [MEM_WIDTH-1:0] per_out = 0;
wire [MEM_WIDTH-1:0] tim0_out;
220
221
222
           assign busy = req || (mmu_state == MMU_STATE_T2);
223
224
           225
226
227
228
229
           wire intv_en = (mmu_addr >= `DEF_MMU_INTSV_E);
wire intm_en = (mmu_addr >= `DEF_MMU_INTSV_E);
wire intm_en = (mmu_addr >= `DEF_MMU_INTSM_E);
&& (mmu_addr <= `DEF_MMU_INTSM_E);</pre>
230
232
233
234
           235
236
237
238
239
           240
241
242
243
244
           // Special register selects
localparam SPECIAL_REGS = 8;
245
246
247
           wire [MEM_WIDTH-1:0] sr_val;
248
              Interrupt vector and mask
249
250
           initial ints_vector = 0;
           initial ints_mask = 0;
wire [2:0] intv_addr = mmu_addr[`clog2(`DEF_NUM_INT)-1:0];
always @(posedge clk)
                                  = 0:
251
252
253
254
                     ints_vector[intv_addr*`DATA_WIDTH +: `DATA_WIDTH] <= mmu_in;</pre>
255
256
257
           always @(posedge clk)
258
                if (intm_we)
                    ints_mask <= mmu_in;</pre>
259
260
261
          262
263
264
265
266
267
268
269
270
271
272
273
275
```

```
276
               always @(intm_we)
                      $display($time, "\tC%d\t\tintm_we W: %b", CORE_ID, ints_mask);
277
278
               // Output port
always @(*)
   if (t:
279
280
                                   (tim0_en) mmu_out = tim0_out;
281
                      else if (intv_en) mmu_out = ints_vector[mmu_addr[2:0]*`DATA_WIDTH
282
283
                                                                                                      `DATA_WIDTH];
284
                      285
286
287
                // APB master to slave interface
288
289
                always @(posedge clk)
                      if (reset) begin
  mmu_state <= MMU_STATE_T1;
  M_PENABLE <= 0;</pre>
290
291
292
                             M_PADDR <= 0;

M_PWDATA <= 0;

M_PSELx <= 0;

M_PWRITE <= 0;
293
294
295
296
297
                      end
                      else
298
299
                             casex (mmu_state)
                                   MMU_STATE_T1: begin
if (req && apb_en) begin
M_PADDR <= {mmu_lwex,
300
301
302
                                                                         mmu_swex,
CORE_ID[CORE_ID_BITS-1:0],
303
304
                                                                         mmu_addr[MEM_WIDTH-1:0]};
305
306
                                                 M_PWDATA <= mmu_in;</pre>
307
                                                 M_PSELx <= 1;
M_PWRITE <= mmu_we;
308
309
310
                                                 mmu_state <= MMU_STATE_T2;</pre>
311
                                           \quad \text{end} \quad
                                    end
313
314
                                    `ifdef FIX_T3
     MMU_STATE_T2: begin
     M_PENABLE <= 1;</pre>
315
316
317
318
                                                 if (M_PREADY == 1'b1) begin
    mmu_state <= MMU_STATE_T3;
end</pre>
319
320
321
322
323
                                          MMU_STATE_T3: begin
// Slave has output a ready signal (finished)
M_PENABLE <= 0;</pre>
324
325
326
                                                 M_PADDR <= 0;
M_PWDATA <= 0;
327
328
                                                 M_PSELx <= 0;
M_PWRITE <= 0;
// Clock the peripheral output into a reg,
// to output on the next clock cycle
per_out <= M_PRDATA;
329
330
331
332
333
334
335
                                                 mmu_state <= MMU_STATE_T1;</pre>
                                          end
336
                                    `else
337
338
                                            // No FIX_T3
                                          MMU_STATE_T2: begin
   if (M_PREADY == 1'b1) begin
339
340
341
                                                        M_PENABLE <= 0;
                                                        M_PADDR <= 0;
M_PWDATA <= 0;
342
343
                                                        M_PSELx <= 0;
M_PWRITE <= 0;
// Clock the peripheral output into a reg,
// to output on the next clock cycle
per_out <= M_PRDATA;
344
345
346
347
348
349
                                                        mmu_state <= MMU_STATE_T1;</pre>
350
                                                 end else begin
M_PENABLE <= 1;
351
352
                                                 end
353
                                           end
354
                                   `endif
355
                             endcase
356
357
               (* ram_style = "block" *)
vmicro16_bram # (
    .MEM_WIDTH (MEM_WIDTH),
    .MEM_DEPTH (SPECIAL_REGS),
    .USE_INITS (0),
    .PARAM_DEFAULTS_R0 (CORE_ID),
    .PARAM_DEFAULTS_R1 (`CORES),
    .PARAM_DEFAULTS_R2 (`APB_BRAMO_CELLS),
    .PARAM_DEFAULTS_R3 (`SLAVES),
358
359
360
361
362
363
364
366
```

```
367
                   .NAME
                                     ("ram_sr")
368
             ) ram_sr (
                   .clk
                                      (clk),
369
                    .reset
                                      (reset)
370
                                      (mmu_addr[`clog2(SPECIAL_REGS)-1:0]),
                    .{\tt mem\_addr}
371
                    .mem_in
372
373
                   .mem_we
374
                    .mem_out
                                      (sr_val)
375
376
             // Each M core has a TIMO scratch memory
(* ram_style = "block" *)
vmicro16_bram # (
377
378
379
                                     (MEM_WIDTH), (MEM_DEPTH), (0),
                   .MEM_WIDTH
.MEM_DEPTH
.USE_INITS
381
382
383
                    .NAME
                                      ("TIMO")
             ) TIMO (
384
                                      (clk).
385
386
                    .reset
                                      (reset)
                                      (mmu_addr[7:0]),
387
                    .{\tt mem\_addr}
388
                    .mem in
                                      (mmii in).
                                      (timO_we)
389
                    .mem_we
390
                    .mem_out
                                      (tim0_out)
             ):
391
        endmodule
392
393
394
395
       module vmicro16_regs # (
396
             parameter CELL_WIDTH parameter CELL_DEPTH
397
                                                       = 16,
                                                      = 8,
= `clog2(CELL_DEPTH),
398
              parameter CELL_SEL_BITS
399
              parameter CELL_DEFAULTS
parameter DEBUG_NAME
parameter CORE_ID
                                                       = 0,
400
401
402
             parameter PARAM_DEFAULTS_RO = 16'h0000,
parameter PARAM_DEFAULTS_R1 = 16'h0000
403
404
       ) (
405
             input clk,
input reset,
// Dual port register reads
input [CELL_SEL_BITS-1:0] rs1, // port 1
output [CELL_WIDTH-1 :0] rd1,
//input [CELL_WIDTH-1 :0] rs2, // port 2
//output [CELL_WIDTH-1 :0] rd2,

**Total stage write back
we.
406
              input clk,
407
408
409
410
411
412
413
414
              input [CELL_SEL_BITS-1:0]
415
                                                             ws1,
              input [CELL_WIDTH-1:0]
       );
417
              (* ram_style = "distributed" *)
418
419
             reg [CELL_WIDTH-1:0] regs [0:CELL_DEPTH-1] /*verilator public_flat*/;
420
                 Initialise registers with default values
421
             // Really only used for special registers used by the soc // TODO: How to do this on reset?
422
423
424
              integer i;
             initial
425
426
                   if (CELL_DEFAULTS)
                          $readmemh(CELL_DEFAULTS, regs);
427
                   else begin
428
                         for(i = 0; i < CELL_DEPTH; i = i + 1)
    regs[i] = 0;
regs[0] = PARAM_DEFAULTS_R0;
regs[1] = PARAM_DEFAULTS_R1;</pre>
429
430
431
432
433
434
              `ifdef ICARUS
435
                   always @(regs)
436
                         437
438
439
440
             `endif
441
442
443
             always @(posedge clk)
                   if (reset) begin
  for(i = 0; i < CELL_DEPTH; i = i + 1)
    regs[i] <= 0;
  regs[0] <= PARAM_DEFAULTS_RO;
  regs[1] <= PARAM_DEFAULTS_R1;
ond</pre>
444
445
447
448
449
                   else if (we) begin $\display(\$\text{time}, \"\tc%\02\h: REGS #\%s: Writing \%h to reg[\%d]\",
450
451
                                CORE_ID, DEBUG_NAME, wd, ws1);
452
453
                         // Perform the write
regs[ws1] <= wd;</pre>
454
455
                   end
457
```

```
// sync writes, async reads
assign rd1 = regs[rs1];
//assign rd2 = regs[rs2];
458
459
460
           endmodule
461
462
          module vmicro16_dec # (
463
                   parameter INSTR_WIDTH
464
                   parameter INSTR_OP_WIDTH = 5,
parameter INSTR_RS_WIDTH = 3,
465
466
                  parameter ALU_OP_WIDTH
467
468
                  //input clk, // not used yet (all combinational)
//input reset, // not used yet (all combinational)
469
470
471
                   input [INSTR_WIDTH-1:0]
472
                                                                            instr.
473
                   output [INSTR_OP_WIDTH-1:0] opcode,
output [INSTR_RS_WIDTH-1:0] rd,
output [INSTR_RS_WIDTH-1:0] ra,
474
475
476
                   output [3:0]
output [7:0]
output [11:0]
477
                                                                            imm8, imm12.
478
479
                   output [4:0]
                                                                            simm5,
480
481
                   // This can be freely increased without affecting the isa output reg [ALU_OP_WIDTH-1:0] alu_op,
482
483
484
                   output reg has_imm4,
output reg has_imm8,
output reg has_imm12,
485
486
487
                  output reg has_we,
output reg has_br,
output reg has_mem,
output reg has_mem,
output reg has_mem_we,
488
489
490
491
492
                   output reg has_cmp,
493
494
                   output halt,
495
                   output intr,
496
497
                   output reg has_lwex,
498
                   output reg has_swex
499
                   // TODO: Use to identify bad instruction and
500
                   // raise exceptions
//,output is_bad
501
502
          );
503
                   assign opcode = instr[15:11];
assign rd = instr[10:8];
assign ra = instr[7:5];
504
505
506
507
                   assign imm4
                                               = instr[3:0];
                  assign imm8 = instr[7:0];
assign imm12 = instr[1:0];
assign simm5 = instr[4:0];
508
509
510
511
                  // exme_op
always @(*) case (opcode)
    `VMICR016_OP_SPCL: casez(instr[11:0])
    `VMICR016_OP_SPCL_NOP,
    `VMICR016_OP_SPCL_HALT,
    `VMICR016_OP_SPCL_INTR: alu_op
    default: alu_op
512
513
514
515
516
                                                                                         alu_op = `VMICRO16_ALU_NOP;
alu_op = `VMICRO16_ALU_NOP; endcase
518
519
                                                                                         alu_op = `VMICRO16_ALU_LW;
alu_op = `VMICRO16_ALU_SW;
alu_op = `VMICRO16_ALU_LW;
520
                           `VMICRO16_OP_LW:
                           VMICRO16_OP_SW:
VMICRO16_OP_LWEX:
521
522
523
                           `VMICRO16_OP_SWEX:
                                                                                         alu_op = `VMICRO16_ALU_SW;
524
                                                                                         alu_op = `VMICRO16_ALU_MOV;
alu_op = `VMICRO16_ALU_MOVI;
                           `VMICRO16_OP_MOV:
`VMICRO16_OP_MOVI:
525
526
527
                                                                                        alu_op = `VMICR016_ALU_BR;
alu_op = `VMICR016_ALU_MULT;
                           `VMICRO16_OP_BR:
`VMICRO16_OP_MULT:
528
529
530
                                                                                        alu_op = `VMICRO16_ALU_CMP;
alu_op = `VMICRO16_ALU_SETC;
                           `VMICRO16_OP_CMP:
`VMICRO16_OP_SETC:
531
532
533
                           `VMICRO16_OP_BIT:
534
                                                                        casez (simm5)
                                                                                        simmb)
alu_op = `VMICRO16_ALU_BIT_OR;
alu_op = `VMICRO16_ALU_BIT_XOR;
alu_op = `VMICRO16_ALU_BIT_AND;
alu_op = `VMICRO16_ALU_BIT_NOT;
alu_op = `VMICRO16_ALU_BIT_LSHFT;
alu_op = `VMICRO16_ALU_BIT_RSHFT;
alu_op = `VMICRO16_ALU_BAD; endcase
                                   VMICRO16_OP_BIT_NOT:

VMICRO16_OP_BIT_XOR:

VMICRO16_OP_BIT_AND:

VMICRO16_OP_BIT_NOT:

VMICRO16_OP_BIT_LSHFT:

VMICRO16_OP_BIT_LSHFT:
535
536
537
538
539
                                    `VMICRO16_OP_BIT_RSHFT:
540
541
                                   default:
542
                                   CRO16_OP_ARITH_U: casez (simm5)

`VMICRO16_OP_ARITH_UADD: alu_op = `VMICRO16_ALU_ARITH_UADD;

`VMICRO16_OP_ARITH_USUB: alu_op = `VMICRO16_ALU_ARITH_USUB;

`VMICRO16_OP_ARITH_UADDI: alu_op = `VMICRO16_ALU_ARITH_UADDI;
default: alu_op = `VMICRO16_ALU_BAD; endcase
                           `VMICRO16_OP_ARITH_U:
543
544
545
546
548
```

```
549
550
551
552
553
554
                default: begin
555
                     alu_op = `VMICRO16_ALU_NOP;
$display($time, "\tDEC: unknown opcode: %h ... NOPPING", opcode);
556
557
558
559
            endcase
560
            // Special opcodes
561
           // opectal opcodes
//assign nop == ((opcode == `VMICRO16_OP_SPCL) & (~instr[0]));
assign halt = ((opcode == `VMICRO16_OP_SPCL) & instr[0]);
assign intr = ((opcode == `VMICRO16_OP_SPCL) & instr[1]);
562
563
564
565
           566
567
568
569
570
571
572
573
574
                VMICRO16_OP_ARITH_S,
VMICRO16_OP_SETC,
VMICRO16_OP_BIT,
VMICRO16_OP_MULT:
575
576
577
578
                                               has_we = 1'b1;
                                              has_we = 1'b0;
579
                default:
           endcase
580
581
           // Contains 4-bit immediate
always @(*)
   if( ((opcode == `VMICRO16_OP_ARITH_U) && (simm5[4] == 0)) ||
        ((opcode == `VMICRO16_OP_ARITH_S) && (simm5[4] == 0)) )
        has_imm4 = 1'b1;
582
583
584
586
                else
587
                     has_imm4 = 1'b0;
588
589
           590
591
592
                                              has imm8 = 1'b1:
593
                                              has_imm8 = 1'b0;
594
                default:
            endcase
595
           //// Contains 12-bit immediate
//always @(*) case (opcode)
// `VMICRO16_OP_MOVI_L: h
// default:
596
597
598
                                                has_imm12 = 1'b1:
599
                                                has\_imm12 = 1'b0;
600
            //endcase
601
           602
603
604
605
606
607
608
           // Requires external memory always @(*) case (opcode)
609
610
611
                  VMICRO16_OP_LW,
                VMICRO16_OP_SW,
VMICRO16_OP_LWEX,
612
613
                VMICRO16_OP_SWEX: has_mem = 1'b1; default: has_mem = 1'b0;
614
615
616
           endcase
617
            // Requires external memory write
always @(*) case (opcode)
    VMICR016_OP_SW,
618
619
620
                `VMICRO16_OP_SWEX: has_mem_we = 1'b1;
621
622
                default:
                                         has_mem_we = 1'b0;
            endcase
623
624
           625
626
627
                default:
                                         has\_cmp = 1'b0;
628
629
            endcase
630
           631
632
633
634
635
            endcase
           636
637
639
```

```
640
               endcase
641
        endmodule.
642
643
        module vmicro16_alu # (
644
               parameter OP_WIDTH = 5,
parameter DATA_WIDTH = 16,
645
646
647
               parameter CORE_ID
        ) (
648
               // input clk, // TODO: make clocked
649
650
                                  [OP_WIDTH-1:0]
                                  [OP_WIDTH-1:0] op,
[DATA_WIDTH-1:0] a, // rs1/dst
[DATA_WIDTH-1:0] b, // rs2
651
               input
652
               input
653
654
               input
                                  [3:0]
                                                             flags,
               output reg [DATA_WIDTH-1:0] c
655
656
        );
               localparam TOP_BIT = (DATA_WIDTH-1);
657
               // 17-bit register
reg [DATA_WIDTH:0] cmp_tmp = 0; // = {carry, [15:0]}
658
659
660
               wire r_setc;
661
               always @(*) begin
662
663
                                                cmp\_tmp = 0;
664
                                                case (op)
                      // branch/nop, output nothing
665
                      VMICRO16_ALU_BR,
VMICRO16_ALU_NOP:
666
                                                                    c = \{DATA\_WIDTH\{1'b0\}\};
667
                      // load/store addresses (use value in rd2)

VMICRO16_ALU_LW,
668
669
                      `VMICRO16_ALU_SW:
670
                      // bitwise operations
`VMICRO16_ALU_BIT_OR:
671
                                                                    c = a | b;
672
                     VMICRO16_ALU_BIT_XOR:
VMICRO16_ALU_BIT_AND:
VMICRO16_ALU_BIT_NOT:
                                                                    c = a
                                                                                 b;
                                                                    c = a & b;
c = a & b;
c = ~(b);
674
675
676
                      `VMICRO16_ALU_BIT_LSHFT:
                                                                    c = a \ll b;
                      VMICRO16_ALU_BIT_RSHFT:
                                                                    c = a \gg b;
677
678
                      `VMICRO16_ALU_MOV:
`VMICRO16_ALU_MOVI:
`VMICRO16_ALU_MOVI_L:
679
                                                                    c = b;
680
                                                                    c = b;
681
682
                     `VMICRO16_ALU_ARITH_UADD: c = a + b;
`VMICRO16_ALU_ARITH_USUB: c = a - b;
// TODO: ALU should have simm5 as input
`VMICRO16_ALU_ARITH_UADDI: c = a + b;
683
684
685
686
687
                      `ifdef DEF_ALU_HW_MULT
688
689
                             \Width VMICRO16\_ALU\_MULT: c = a * b;
690
                       endif
691
                      'VMICRO16_ALU_ARITH_SADD: c = $signed(a) + $signed(b);
'VMICRO16_ALU_ARITH_SSUB: c = $signed(a) - $signed(b);
// TODO: ALU should have simm5 as input
692
693
694
                      // TODO: ALU should have summo as unput

`VMICRO16_ALU_ARITH_SSUBI: c = $signed(a) - $signed(b);
695
696
                      VMICRO16_ALU_CMP: begin
  // TODO: Do a-b in 17-bit register
  // Set zero, overflow, carry, signed bits in result
697
698
699
                            cmp_tmp = a - b;
c = 0;
700
701
702
                            // N Negative condition code flag
// Z Zero condition code flag
// C Carry condition code flag
// V Overflow condition code flag
c[`VMICR016_SFLAG_N] = cmp_tmp[TOP_BIT];
c[`VMICR016_SFLAG_Z] = (cmp_tmp == 0);
c[`VMICR016_SFLAG_C] = 0; //cmp_tmp[TOP_BIT+1]; // not used
703
704
705
706
707
708
709
710
                                 Overflow flag
711
                            // Uverflow flag
// https://stackoverflow.com/questions/30957188/
// https://github.com/bendl/prco304/blob/master/prco_core/rtl/prco_alu.v#L50
case(cmp_tmp[TOP_BIT+1:TOP_BIT])
    2'b01: c['VMICR016_SFLAG_V] = 1;
    2'b10: c['VMICR016_SFLAG_V] = 0;
cndese
712
713
714
715
716
717
718
                            $display($time, "\tc%02h: ALU CMP: %h %h = %h = %b", CORE_ID, a, b, cmp_tmp, c[3:0]);
720
721
722
723
                      `VMICRO16_ALU_SETC: c = { {15{1'b0}}, r_setc };
724
                       // TODO: Parameterise
725
726
                      default: begin
                            $display($time, "\tALU: unknown op: %h", op);
727
728
                            cmp_tmp = 0;
                      end
730
```

```
731
                            endcase
732
                            end
733
            branch setc_check (
   .flags (flags),
   .cond (b[7:0]),
734
735
736
737
                 .en
                                  (r_setc)
      );
endmodule
738
739
740
      // flags = 4 bit r_cmp_flags register
// cond = 8 bit VMICRO16_OP_BR_? value. See vmicro16_isa.v
module branch (
   input [3:0] flags,
   input [7:0] cond,
741
742
743
744
745
            output reg en
746
          );
748
749
750
751
752
753
754
755
756
757
758
759
760
761
      endmodule
762
763
764
      module vmicro16 core # (
765
          parameter DATA_WIDTH
766
            parameter MEM_SCRATCH_DEPTH = 64,
parameter MEM_WIDTH = 16,
parameter MEM_WIDTH = 16,
767
768
769
      parameter CORE_ID
770
                                                 = 3'h0
771
772
            input
                             clk,
773
            input
775
            output [7:0] dbug,
776
777
778
            output
                             halt,
779
            // interrupt sources
input [`DEF_NUM_INT-1:0] ints,
input [`DEF_NUM_INT*`DATA_WIDTH-1:0] ints_data,
780
781
782
            output [ DEF_NUM_INT-1:0]
                                                               ints_ack,
783
784
            // APB master to slave interface (apb_intercon)
output [`APB_WIDTH-1:0] w_PADDR,
785
            output [ APB_WIDTH-1:0]
786
787
            output
                                                 w_PWRITE,
                                                 w_PSELx,
w_PENABLE,
788
            output
789
            output
790
            output
                       [DATA_WIDTH-1:0]
                                                 w_PWDATA,
791
            input
                      [DATA_WIDTH-1:0]
                                                 w PRDATA
792
                                                 w_PREADY
            input
793
       `ifndef DEF_CORE_HAS_INSTR_MEM
, // APB master interface to slave instruction memory
output reg [`APB_WIDTH-1:0] w2_PADDR,
794
795
796
797
            output reg
                                                      w2_PWRITE,
                                                     w2_PSELx,
w2_PENABLE,
            output reg
output reg
798
799
                                                     w2_PWDATA,
w2_PRDATA,
w2_PREADY
            output reg [DATA_WIDTH-1:0]
800
                           [DATA_WIDTH-1:0]
801
            input
802
            input
803
804
      );
            localparam STATE_IF = 0;
805
            localparam STATE_R1 = 1;
806
            localparam STATE_R2 = 2;
localparam STATE_ME = 3;
localparam STATE_WB = 4;
807
808
809
            localparam STATE_FE = 5;
810
            localparam STATE_IDLE = 6;
localparam STATE_HALT = 7;
811
812
            reg [2:0] r_state = STATE_IF;
813
814
                   [DATA_WIDTH-1:0] r_pc
                                                           = 16'h0000;
815
                   [DATA_WIDTH-1:0] r_pc_saved
[DATA_WIDTH-1:0] r_instr
816
            reg
                                                           = 16'h0000;
817
            reg
818
            wire [DATA_WIDTH-1:0] w_mem_instr_out;
                                         w_halt;
819
            wire
            assign dbug = {7'h00, w_halt};
821
```

```
822
             assign halt = w_halt;
823
             wire [4:0]
                                              r_instr_opcode;
824
             wire [4:0]
wire [2:0]
825
                                              r_instr_alu_op;
826
                                              r_instr_rsd;
r_instr_rsa;
              wire [2:0]
827
                     [DATA_WIDTH-1:0] r_instr_rdd = 0;
828
             reg
829
              reg
                     [DATA_WIDTH-1:0] r_instr_rda = 0;
                                              r_instr_imm4;
r_instr_imm8;
              wire [3:0]
830
831
              wire
832
              wire [4:0]
                                              {\tt r\_instr\_simm5}
                                              r_instr_has_imm4;
r_instr_has_imm8;
833
              wire
              wire
834
835
              wire
                                              r_instr_has_we;
                                              r_instr_has_br;
r_instr_has_cmp;
836
              wire
              wire
837
838
              wire
                                              r_instr_has_mem;
                                              r_instr_has_mem_we;
r_instr_halt;
r_instr_has_lwex;
839
              wire
840
             wire
841
              wire
842
                                              r_instr_has_swex;
             wire
843
             wire [DATA_WIDTH-1:0] r_alu_out;
844
845
             wire [DATA_WIDTH-1:0] r_mem_scratch_addr = $signed(r_alu_out) + $signed(r_instr_simm5);
wire [DATA_WIDTH-1:0] r_mem_scratch_in = r_instr_rdd;
846
847
              wire [DATA_WIDTH-1:0] r_mem_scratch_out;
848
                                              r_mem_scratch_we = r_instr_has_mem_we && (r_state == STATE_ME); r_mem_scratch_req = 0;
849
             wire
850
              reg
              wire
851
                                              r_mem_scratch_busy;
852
                     [2:0]
             reg [2:0]     r_reg_rs1 = 0;
wire [DATA_WIDTH-1:0] r_reg_rd1_s;
853
854
             wire [DATA_WIDTH-1:0] r_reg_rd1_i;
wire [DATA_WIDTH-1:0] r_reg_rd1 = regs_use_int ? r_reg_rd1_i : r_reg_rd1_s;
855
856
              //wire [15:0] r_reg_rd2;
857
              wire [DATA_WIDTH-1:0] r_reg_wd = (r_instr_has_mem) ? r_mem_scratch_out : r_alu_out;
wire r_reg_we = r_instr_has_we && (r_state == STATE_WB);
858
859
860
              // branching
861
862
              wire
                               w_intr;
                               w branch en:
863
             wire
                               w_branching
                                                   = r_instr_has_br && w_branch_en;
864
              wire
865
             reg [3:0] r_cmp_flags
                                                   = 4'h00; // N, Z, C,
866
             always @(r_cmp_flags)
867
                    $display($time, "\tC%02h:\tALU CMP: %b", CORE_ID, r_cmp_flags);
868
869
             // 2 cycle register fetch
always @(*) begin
   r_reg_rs1 = 0;
   if (r_state == STATE_R1)
870
871
872
873
                         r_reg_rs1 = r_instr_rsd;
e if (r_state == STATE_R2)
874
                    else if
                         r_reg_rs1 = r_instr_rsa;
876
877
878
                         r_reg_rs1 = 3'h0;
879
             end
880
             reg regs_use_int = 0;
`ifdef DEF_ENABLE_INT
wire [`DEF_NUM_INT* DATA_WIDTH-1:0] ints_vector;
881
882
883
884
              wire ['DEF_NUM_INT-1:0]
                                                                    ints_mask;
                                                                   has_int = ints & ints_mask;
885
              wire
             reg int_pending = 0;
reg int_pending_ack = 0;
always @(posedge clk)
886
887
888
                   ays w(poseage CIK)
if (int_pending_ack)
    // We've now branched to the isr
    int_pending <= 0;
else if (has_int)
    // Notify fsm to switch to the ints_vector at the last stage
    int_pending <= 1;
else if (w_intr)
    // Return to Intercent instruction called
889
890
891
892
893
894
895
                          // (W_INCF)
// Return to Interrupt instruction called,
// so we've finished with the interrupt
int_pending <= 0;</pre>
896
897
898
              `endif
899
900
             // Next program counter logic
reg [`DATA_WIDTH-1:0] next_pc = 0;
always @(posedge clk)
901
902
903
904
                    if (reset)
                   r_pc <= 0;
else if (r_state == STATE_WB) begin
  ifdef DEF_ENABLE_INT</pre>
905
906
907
                         908
909
910
                               ints_vector[0 +: `DATA_WIDTH]);
// TODO: check bounds
912
```

```
913
                          // Save state
                          r_pc_saved <= r_pc + 1;
regs_use_int <= 1;
914
915
                          int_pending_ack <= 1;</pre>
916
                          // Jump to ISR
r nc <= ints_vector[0 +: `DATA_WIDTH];
917
918
                     919
920
921
922
                          923
924
925
                          int_pending_ack <= 0;</pre>
                     end else
927
                      endif
928
                     929
930
931
932
933
                          `ifdef DEF_ENABLE_INT
                              int_pending_ack <= 0;</pre>
934
                          `endif
935
                     end else if (r_pc < (MEM_INSTR_DEPTH-1)) begin
936
                          // normal increment
// pc <= pc + 1
937
938
                          r_pc
                                             <= r_pc + 1;
939
940
                          `ifdef DEF_ENABLE_INT
941
                               int_pending_ack <= 0;</pre>
942
943
                           endif
                     end
944
                end
end // end r_state == STATE_WB
else if (r_state == STATE_HALT) begin
   ifdef DEF_ENABLE_INT
   // Only an interrupt can return from halt
945
946
947
948
                     950
                         __pc_saved <= r_pc;// + 1; HALT = stay with same PC regs_use_int <= 1; int_pending_ack <= 1; // Jump to ISR r_pc
951
952
953
954
955
956
957
958
                     959
960
961
962
963
                          int_pending_ack <= 0;</pre>
                     end
964
                      endif
965
966
                end
967
       `ifndef DEF_CORE_HAS_INSTR_MEM
968
           initial w2_PSELx = 0;
initial w2_PENABLE = 0;
initial w2_PADDR = 0;
969
970
971
       `endif
973
            // cpu state machine
974
           always @(posedge clk)
975
976
                if (reset) begin
                     r_state
r_instr
                                           <= STATE_IF;
977
978
979
                     r_mem_scratch_req <= 0;
                                           <= 0;
980
                     r_instr_rdd
                     r_{instr_rda}
981
                end
983
                else begin
984
       `ifdef DEF_CORE_HAS_INSTR_MEM
985
                     if (r_state == STATE_IF) begin
    r_instr <= w_mem_instr_out;</pre>
986
987
988
                              $display("");
$display($time, "\tC%02h: PC: %h", CORE_ID, r_pc);
$display($time, "\tC%02h: INSTR: %h", CORE_ID, w_mem_instr_out);
989
990
991
993
                              r_state <= STATE_R1;
                     end
994
995
       `else
                     // wait for global instruction rom to give us our instruction
if (r_state == STATE_IF) begin
    // wait for ready signal
    if (!w2_PREADY) begin
        w2_PSELx <= 1;
        w2_PWRITE <= 0;
        ready signal</pre>
996
997
998
999
1000
1001
                               w2_PENABLE <= 1;
                              w2_PWDATA <= 0;
1003
```

```
<= r_pc;
1004
                                   w2_PADDR
                             end else begin
w2_PSELx <= 0;
w2_PWRITE <= 0;
w2_PENABLE <= 0;
1005
1006
1007
1008
                                   w2_PWDATA <= 0;
1009
1010
1011
                                  r_instr <= w2_PRDATA;</pre>
1012
                                   $display("");
1013
                                   %display($time, "\tC%02h: PC: %h", CORE_ID, r_pc); $display($time, "\tC%02h: INSTR: %h", CORE_ID, w2_PRDATA);
1014
1015
1016
1017
                                  r_state <= STATE_R1;
                             end
1018
                        end
1019
1020
        `endif
1021
                        else if (r_state == STATE_R1) begin
    if (w_halt) begin
        $display("");
        $display("");
1022
1023
1024
1025
                                  $display($time, "\tC%02h: PC: %h HALT", CORE_ID, r_pc);
r_state <= STATE_HALT;</pre>
1026
1027
                             end else begin
1028
                                   // primary operand
1029
                                  r_instr_rdd <= r_reg_rd1;
r_state <= STATE_R2;</pre>
1030
                                  r_state
1031
                             end
1032
1033
                        1034
1035
1036
1037
1038
1039
                             if (r_instr_has_mem) begin
    r_state <= STATE_ME;</pre>
1040
                                  r_state
// Pulse req
1041
1042
                                   r_mem_scratch_req <= 1;
1043
1044
                             end else
                                  r_state <= STATE_WB;
1045
1046
                        else if (r_state == STATE_ME) begin
// Pulse rea
1047
1048
                             r_mem_scratch_req <= 0;
1049
                             // Wait for MMU to finish
if (!r_mem_scratch_busy)
    r_state <= STATE_WB;</pre>
1050
1051
1052
1053
                        else if (r_state == STATE_WB) begin
1054
                             1055
1056
1057
                                  r_cmp_flags <= r_alu_out[3:0];
1058
1059
1060
                             r_state <= STATE_FE;</pre>
1061
                        end
                        else if (r_state == STATE_FE)
1062
                        r_state <= STATE_FE)
r_state <= STATE_IF;
else if (r_state == STATE_HALT) begin
`ifdef DEF_ENABLE_INT
if (int_pending) begin
r_state <= STATE_FE;
1063
1064
1065
1066
1067
                                   end
1068
1069
                             `endif
1070
                        end
1071
                  end
1072
        `ifdef DEF_CORE_HAS_INSTR_MEM
1073
             // Instruction ROM
(* rom_style = "distributed" *)
1074
1075
             vmicro16_bram # (
1076
                                        (DATA_WIDTH), (MEM_INSTR_DEPTH),
                   .MEM_WIDTH .MEM_DEPTH
1077
1078
                   .CORE_ID
                                        (CORE_ID),
1079
                                        (1),
("INSTR_MEM")
1080
                   .USE_INITS
                   .NAME
1081
             ) mem_instr (
1082
1083
                  .clk
                                        (clk),
                                        (reset),
                   .reset
// port 1
1084
1085
                                        (r_pc),
(0),
(1'b0),
                   .mem_addr
1086
1087
                   .mem in
                                                   // ROM
1088
                   .mem we
                                        (w_mem_instr_out)
1089
                   .mem_out
1090
        `endif
1091
1092
              // MMTI
             vmicro16_core_mmu # (
1094
```

```
(DATA_WIDTH), (MEM_SCRATCH_DEPTH),
1095
                     .MEM_WIDTH .MEM DEPTH
1096
                      .CORE_ID
                                              (CORE_ID)
1097
1098
               ) mmu (
1099
                     .clk
                                              (clk)
                                              (reset),
                      .reset
1100
                                              (r_mem_scratch_req)
1101
                      .req
1102
                      .busy
                                              (r_mem_scratch_busy),
                     // interrupts
.ints_vector
1103
1104
                                              (ints_vector),
1105
                      .ints_mask
                                              (ints_mask),
                     // port 1 .mmu_addr
1106
1107
                                              (r_mem_scratch_addr),
1108
                      .mmu_in
                                              (r_mem_scratch_in),
                     .mmu_we .mmu_lwex
                                              (r_mem_scratch_we),
(r_instr_has_lwex),
1109
1110
1111
                      .mmu_swex
                                              (r_instr_has_swex)
                     .mmu_out
// APB maste
.M_PADDR
1112
                                              (r_mem_scratch_out),
1113
                                              r to slave
1114
                                              (w_PADDR)
                                              (w_PWRITE),
(w_PSELx),
(w_PENABLE),
1115
                      .M_PWRITE
                     .M PSELx
1116
                      .M_PENABLE
1117
                                              (w_PWDATA), (w_PRDATA),
1118
                      .M_PWDATA
                      .M PRDATA
1119
                      M_PREADY
                                              (w_PREADY)
1120
               );
1121
1122
                // Instruction decoder
1123
                vmicro16_dec dec (
1124
                     // input
1125
                                              (r_instr),
1126
                     // output async
1127
                                              (),
1128
                      .opcode
                                              (r_instr_rsd),
(r_instr_rsa),
1129
                     . rd
1130
                     .ra
1131
                      .imm4
                                              (r_instr_imm4),
                                              (r_instr_imm8),
(),
(r_instr_simm5),
1132
                      .imm8
                     .imm12
1133
                     .simm5
1134
                                              (r_instr_alu_op),
(r_instr_has_imm4),
(r_instr_has_imm8),
1135
                      .alu_op
                     .has_imm4
1136
                      .has_imm8
1137
                                              (r_instr_has_we),
(r_instr_has_br),
(r_instr_has_cmp),
1138
                      .has_we
1139
                      has br
                      .has_cmp
1140
                      .has_mem
                                              (r_instr_has_mem)
1141
                                              (r_instr_has_mem_we),
(w_halt),
1142
                      .has_mem_we
1143
                      .halt
1144
                      .intr
                                              (w_intr),
                                              (r_instr_has_lwex),
(r_instr_has_swex)
1145
                      .has_lwex
1146
                      .has_swex
1147
1148
               // Software registers
vmicro16_regs # (
    .CORE_ID (CORE_ID),
    .CELL_WIDTH (`DATA_WIDTH)
1149
1150
1151
1152
1153
               ) regs (
1154
                     .clk
                                        (clk),
                     .reset (reset),
// async port 0
1155
1156
1157
                     .rs1
                                        (r_reg_rs1),
1158
                      .rd1
                                        (r_reg_rd1_s),
                     // async port 1
//.rs2 (
//.rd2 (
//.write port
1159
1160
1161
1162
                                        (r_reg_we && ~regs_use_int),
(r_instr_rsd),
                     .we
1163
1164
                      .ws1
                                        (r_reg_wd)
1165
                      .wd
1166
1167
               // Interrupt replacement registers
`ifdef DEF_ENABLE_INT
vmicro16_regs # (
    .CORE_ID (CORE_ID),
    .CELL_WIDTH (`DATA_WIDTH),
    .DEBUG_NAME ("REGSINT")
1168
1169
1170
1171
1172
1173
               ) regs_intr (
1174
                                        (clk)
1175
                     .reset
                                        (reset),
1176
                    ...sync port 0
..rs1 (r_reg_rs1),
.rd1 (r_reg_rd1_i),
// async port 1
//.rs2 (),
//.rd2 (),
// write port
.we
                     // async port 0
1177
1178
1179
1180
1181
1182
1183
                                        (r_reg_we && regs_use_int),
1185
                     .ws1
                                        (r_instr_rsd),
```

```
.wd
1186
                            (r_reg_wd)
           );
`endif
1187
1188
1189
          // ALU
vmicro16_alu # (
    .CORE_ID(CORE_ID)
) alu (
    .CORE_ID(CORE_ID)
1190
1191
1192
1193
               1194
1195
1196
1197
1198
1199
           );
1200
1201
           1202
\frac{1203}{1204}
1205
          );
1206
1207
1208
      endmodule
```

REFERENCES 53

References

 $[1] \ \ A. \ S. \ Tanenbaum, \ \textit{Structured computer organization}. \quad \ \text{Pearson Education India}, \ 2016.$