

Multi-core RISC Processor Design & Implementation

Demonstration Viva

Ben Lancaster

201280376
ELEC5881M - Main Project

July 7, 2019

Main Project

B. Lancaster

Introduction

Top Level
Design

Multi-core
Functionality

Results

Conclusion

- 1 Introduction
 - Why Multi-core?
 - Why RISC?
- 2 Top Level Design
 - Overview
 - Memory Map
 - Interconnect
 - Interrupts
- 3 Multi-core Functionality
 - HW/SW Requirements
 - Context Identification

- 4 Results
 - Results 1
- 5 Conclusion
 - Accomplishments
 - Future Improvements

Main Project

B. Lancaster

Introduction

Why Multi-core?

Why RISC?

Top Level
Design

Multi-core
Functionality

Results

Conclusion

1 Introduction

Why Multi-core?

Why RISC?

2 Top Level Design

3 Multi-core Functionality

4 Results

5 Conclusion

Why Multi-core?

Main Project

B. Lancaster

Introduction

Why Multi-core?

Why RISC?

Top Level
Design

Multi-core
Functionality

Results

Conclusion

Block Title

Lorem ipsum dolor sit amet, consectetur adipisicing elit, sed do eiusmod tempor incididunt ut labore et dolore magna aliqua.

Why RISC?

Main Project

B. Lancaster

Introduction

Why Multi-core?

Why RISC?

Top Level
Design

Multi-core
Functionality

Results

Conclusion

Main Project

B. Lancaster

Introduction

Top Level Design

Overview

Memory Map

Interconnect

Interrupts

Multi-core Functionality

Results

Conclusion

1 Introduction

2 Top Level Design

- Overview
- Memory Map
- Interconnect
- Interrupts

③ Multi-core Functionality

4 Results

5 Conclusion

Overview

Main Project

B. Lancaster

What this project produces:

- **System-on-Chip with multi-processor functionality**
Tested on FPGA hardware with 1-96 CPU cores.

Introduction

Top Level
Design

Overview

Memory Map

Interconnect

Interrupts

Multi-core
Functionality

Results

Conclusion

Overview

Main Project

B. Lancaster

Introduction

Top Level
Design

Overview

Memory Map

Interconnect

Interrupts

Multi-core
Functionality

Results

Conclusion

What this project produces:

- **System-on-Chip with multi-processor functionality**
Tested on FPGA hardware with 1-96 CPU cores.
- **Custom 16-bit RISC CPU**
With interrupts and its own Instruction Set Architecture (ISA).

Overview

Main Project

B. Lancaster

Introduction

Top Level
Design

Overview

Memory Map

Interconnect

Interrupts

Multi-core
Functionality

Results

Conclusion

What this project produces:

- **System-on-Chip with multi-processor functionality**
Tested on FPGA hardware with 1-96 CPU cores.
- **Custom 16-bit RISC CPU**
With interrupts and its own Instruction Set Architecture (ISA).
- **Aimed at Design Engineers, not end users**
Project is provided as source code/design files for Design Engineers to customise and implement in hardware themselves.

Overview

Main Project

B. Lancaster

Introduction

Top Level
Design

Overview

Memory Map

Interconnect

Interrupts

Multi-core
Functionality

Results

Conclusion

What this project produces:

- **System-on-Chip with multi-processor functionality**
Tested on FPGA hardware with 1-96 CPU cores.
- **Custom 16-bit RISC CPU**
With interrupts and its own Instruction Set Architecture (ISA).
- **Aimed at Design Engineers, not end users**
Project is provided as source code/design files for Design Engineers to customise and implement in hardware themselves.
- **Software/Assembly compiler**
PRCO304 programming language/Intel assembly syntax.

Top Level Hierarchy

Main Project

B. Lancaster

Introduction

Top Level
Design

Overview

Memory Map

Interconnect

Interrupts

Multi-core
Functionality

Results

Conclusion



Memory Map

Main Project

B. Lancaster

Introduction

Top Level Design

Overview

Memory Map


Interconnect

Interrupts

Multi-core Functionality

Results

Conclusion



- **Shared Memory with Global Monitor**
- Timer with Interrupt
- Per-core Interrupt Vector and Mask
- Shared Register Set
- UART Transceiver
- Multiple GPIO ports
- Per-core scratch memory
- **Per-core Special Registers**
- Customisable by designers

Interconnect

Main Project

B. Lancaster

Introduction

Top Level
Design

Overview

Memory Map

Interconnect

Interrupts

Multi-core
Functionality

Results

Conclusion

Interrupts

Main Project

B. Lancaster

Introduction

Top Level Design

Overview

Memory Map


Interconnect

Interrupts

Multi-core Functionality

Results

Conclusion



```
1 entry:
2     // Set interrupt vector at 0x100
3     // Move address of isr0 function to vector[0]
4     movi    r0, isr0
5     // create 0x100 value by left shifting 1 8 bits
6     movi    r1, #0x1
7     movi    r2, #0x8
8     lshft   r1, r2
9     // write isr0 address to vector[0]
10    sw      r0, r1
11
12    // enable all interrupts by writing 0x0f to 0x108
13    movi    r0, #0x0f
14    sw      r0, r1 + #0x8
15    halt    // enter low power idle state
16
17 isr0:
18     movi    r0, #0xff // arbitrary name
19     intr    // do something
20     intr    // return from interrupt
```

Demo: 2 Core LED toggle (GPIO0) with TIMR0 1s interrupt (interrupts_2.s)

Timer Interrupt Example

Main Project

B. Lancaster

Introduction

Top Level Design

Overview

Memory Map

Interconnect

Interrupts

Multi-core Functionality

Results

Conclusion



Figure: TIMR0 1us interrupt with context switching

Main Project

B. Lancaster

Introduction

Top Level
Design

Multi-core
Functionality

HW/SW
Requirements
Context Identification

Results

Conclusion

1 Introduction

2 Top Level Design

3 Multi-core Functionality
HW/SW Requirements
Context Identification

4 Results

5 Conclusion

HW/SW Requirements

Main Project

B. Lancaster

Introduction

Top Level
Design

Multi-core
Functionality

HW/SW
Requirements
Context Identification

Results

Conclusion

Hardware:

- **Bus Arbitration**
(scheduling: priority, rotating, etc.)

Software:

HW/SW Requirements

Main Project

B. Lancaster

Introduction

Top Level
Design

Multi-core
Functionality

HW/SW
Requirements
Context Identification

Results

Conclusion

Hardware:

- **Bus Arbitration**
(scheduling: priority, rotating, etc.)
- **Atomic functions**
(atomic versions of load/store to prevent race conditions)

Software:

HW/SW Requirements

Main Project

B. Lancaster

Introduction

Top Level
Design

Multi-core
Functionality

HW/SW
Requirements
Context Identification

Results

Conclusion

Hardware:

- **Bus Arbitration**
(scheduling: priority, rotating, etc.)
- **Atomic functions**
(atomic versions of load/store to prevent race conditions)
- Per-core instruction memory

Software:

HW/SW Requirements

Main Project

B. Lancaster

Introduction

Top Level
Design

Multi-core
Functionality

HW/SW
Requirements
Context Identification

Results

Conclusion

Hardware:

- **Bus Arbitration**
(scheduling: priority, rotating, etc.)
- **Atomic functions**
(atomic versions of load/store to prevent race conditions)
- Per-core instruction memory
- Per-core context-switching for interrupt handling

Software:

HW/SW Requirements

Main Project

B. Lancaster

Introduction

Top Level
Design

Multi-core
Functionality

HW/SW
Requirements
Context Identification

Results

Conclusion

Hardware:

- **Bus Arbitration**
(scheduling: priority, rotating, etc.)
- **Atomic functions**
(atomic versions of load/store to prevent race conditions)
- Per-core instruction memory
- Per-core context-switching for interrupt handling

Software:

- Semaphores/Mutexes
(exclusive memory access)

HW/SW Requirements

Main Project

B. Lancaster

Introduction

Top Level
Design

Multi-core
Functionality

HW/SW
Requirements
Context Identification

Results

Conclusion

Hardware:

- **Bus Arbitration**
(scheduling: priority, rotating, etc.)
- **Atomic functions**
(atomic versions of load/store to prevent race conditions)
- Per-core instruction memory
- Per-core context-switching for interrupt handling

Software:

- Semaphores/Mutexes
(exclusive memory access)
- Thread synchronisation
(memory barriers)

HW/SW Requirements

Main Project

B. Lancaster

Introduction

Top Level
Design

Multi-core
Functionality

HW/SW
Requirements
Context Identification

Results

Conclusion

Hardware:

- **Bus Arbitration**
(scheduling: priority, rotating, etc.)
- **Atomic functions**
(atomic versions of load/store to prevent race conditions)
- Per-core instruction memory
- Per-core context-switching for interrupt handling

Software:

- Semaphores/Mutexes
(exclusive memory access)
- Thread synchronisation
(memory barriers)
- **Context identification**
What core am I?
How many cores?
How much memory?

Context Identification

Main Project

B. Lancaster

Introduction

Top Level
Design

Multi-core
Functionality

HW/SW
Requirements

Context Identification

Results

Conclusion




Figure: Special Registers 0x0080 to 0x008F

entry:

```
// get core idx 0x80 in r7
movi    r7, #0x80
lw      r7, r7
```

```
// Branch away if not core 0
cmp     r7, r0
movi    r0, exit
br      r0, BR_NE
```

```
// Core 0 only instructions
nop     r0, r0
nop     r0, r0
nop     r0, r0
```

exit:

```
halt    r0, r0
```


Main Project

B. Lancaster

Introduction

Top Level Design

Multi-core Functionality

Results

Results 1

Conclusion

1 Introduction

2 Top Level Design

③ Multi-core Functionality

4 Results

Results 1

5 Conclusion

Results

Main Project

B. Lancaster

Introduction

Top Level
Design

Multi-core
Functionality

Results

Results 1

Conclusion

Results 1

Main Project

B. Lancaster

Introduction

Top Level
Design

Multi-core
Functionality

Results

Results 1

Conclusion

Main Project

B. Lancaster

Introduction

Top Level
Design

Multi-core
Functionality

Results

Conclusion

Accomplishments
Future Improvements

1 Introduction

2 Top Level Design

3 Multi-core Functionality

4 Results

5 Conclusion
Accomplishments
Future Improvements

Accomplishments

- **Near complete System-on-Chip design with various peripherals**
Timers, GPIO, UART, Registers, Memory
- **Common multi-thread/core synchronisation primitives**
Semaphores, Mutexes, Memory Barriers, Atomic Instructions
- **AMBA APB bus interface with Global Monitor**
Timers, GPIO, UART, Registers, Memory
- **Working shared bus arbitration**
Schedules access to shared resources
- **Working FPGA implementation for a 96 core design**
Nearly fills Cyclone V FPGA on the DE1-SoC
- **Interrupts with hardware context-switching**
Low latency to react to interrupt
- **Acknowledges design limitations and attempts to overcome**
LUT resources, block memories, power and temperature requirements

Main Project

B. Lancaster

Introduction

Top Level
Design

Multi-core
Functionality

Results

Conclusion

Accomplishments

Future Improvements

Future Improvements

- **Working Global Reset**

Timers, GPIO, UART, Registers, Memory

- **Common multi-thread/core synchronisation primitives**

Semaphores, Mutexes, Memory Barriers, Atomic Instructions

- **AMBA APB bus interface with Global Monitor**

Timers, GPIO, UART, Registers, Memory

- **Working shared bus arbitration**

Schedules access to shared resources

- **Working FPGA implementation for a 96 core design**

Nearly fills Cyclone V FPGA on the DE1-SoC

- **Interrupts with hardware context-switching**

Low latency to react to interrupt

- **Acknowledges design limitations and attempts to overcome**

LUT resources, block memories, power and temperature requirements

Main Project

B. Lancaster

Introduction

Top Level
Design

Multi-core
Functionality

Results

Conclusion

Accomplishments

Future Improvements