

- Memory-mapped Peripheral
  - Bus
  - Interconnect
  - Interconnect Port
  - CPU
  - Memory
  - Global reset logic