


clock stall



Stall if any stage is valid and rs1 in pipeline

Stage data is valid

stall



Current instruction's rs1 already in pipeline

