Multi-core RISC Processor Design and Implementation (Rev. 2.02)

ELEC5881M - Interim Report

Ben David Lancaster

Student ID: 201280376

Submitted in accordance with the requirements for the degree of Master of Science (MSc) in Embedded Systems Engineering

Supervisor: Dr. David Cowell Assessor: Mr David Moore

University of Leeds

School of Electrical and Electronic Engineering

June 12, 2019

Word count: 4689

Abstract

This interim report details the 4-month progress on a project to design, implement, and verify, a multicore FPGA RISC processor. The project has been split into two stages: firstly to build a functional single-core RISC processor, and then secondly to add multiprocessor principles and functionality to it.

Current multiprocessor and network-on-chip communication methods have been discussed and how they could be included in this multi-core RISC design. To-date, a 16-bit instruction set architecture has been designed featuring common load/store instructions, comparison, and bitwise operations. A single-core processor has been implemented in Verilog and verified using simulations/test benches running various simple software programs.

Future tasks have been planned and will focus on the second stage of the project. Work will start on designing a loosely coupled multiprocessor communication interface and bringing them to the single-core processor.

Revision History

Date	Version	Changes	
10/04/2019	2.02	Update future stages.	
05/04/2019	2.01	Fix processor RTL diagram.	
04/04/2019	2.00	Initial processor RTL diagram.	
01/04/2019	1.00	Initial section outline.	

Document revisions.

Declaration of Academic Integrity

The candidate confirms that the work submitted is his/her own, except where work which has formed part of jointly-authored publications has been included. The contribution of the candidate and the other authors to this work has been explicitly indicated in the report. The candidate confirms that appropriate credit has been given within the report where reference has been made to the work of others.

This copy has been supplied on the understanding that no quotation from the report may be published without proper acknowledgement. The candidate, however, confirms his/her consent to the University of Leeds copying and distributing all or part of this work in any forms and using third parties, who might be outside the University, to monitor breaches of regulations, to verify whether this work contains plagiarised material, and for quality assurance purposes.

The candidate confirms that the details of any mitigating circumstances have been submitted to the Student Support Office at the School of Electronic and Electrical Engineering, at the University of Leeds.

Name: Ben David Lancaster

Date: June 12, 2019

Table of Contents

1	Intr	oduction	4
	1.1	Why Multi-core?	4
	1.2	Why RISC?	5
	1.3	Why FPGA?	5
2	Bacl	kground	6
	2.1	Amdahl's Law and Parallelism	6
	2.2	Loosely and Tightly Coupled Processors	6
	2.3	Network-on-chip Architectures	7
3	Proj	ect Overview	9
	3.1	Project Deliverables	9
		3.1.1 Core Deliverables (CD)	9
		3.1.2 Extended Deliverables (ED)	10
	3.2	Project Timeline	11
		3.2.1 Project Stages	11
		3.2.2 Project Stage Detail	12
		3.2.3 Timeline	13
	3.3	Resources	13
		3.3.1 Hardware Resources	13
		3.3.2 Software Resources	14
	3.4	Legal and Ethical Considerations	15
4	Cur	rent Progress	16
	4.1	RISC Core	16
		4.1.1 Instruction Set Architecture	16
		4.1.2 Design and Implementation	19
		4.1.3 Verification	23
5	Futu	ıre Work	24
	5.1	Project Status	24
		5.1.1 Updated Project Time Line	24
		5.1.2 Future Work	24
6	Con	nclusion	26
Re	ferer	nces	27
Ap	peno	dix A - Code Listing	28

Introduction

1.1	Why Multi-core?	4
1.2	Why RISC?	5
1.3	Why FPGA?	5

This project will detail the design, implementation, and verification, of a new multi-core RISC processor aimed at FPGA devices. This project was chosen due to my interest in processor design, in which I have only previously designed single-core RISC processors and wish to extend this knowledge to gain a basic understanding of multi-core communication, design considerations, and the limitations of parallelism first hand.

I will use this opportunity to further develop my knowledge of FPGA and processor design by implementing, designing, and verifying, a multi-core RISC processor from scratch, including the design of a communication interface between multiple cores.

1.1 Why Multi-core?

Moore's Law states that the number of transistors in a chip will double every 2 years []. CPU designers would utilize the additional transistors to add more pipeline stages in the processor to reduce the propagation delay [] which would allow for higher clock frequencies.

The size of transistors have been decreasing [] and today can be manufactured in sub-10 nanometer range. However, the extremely small transistor size increases electrical leakage and other negative effects resulting in unreliability and potential damage to the transistor []. The high transistor count produces large amounts of heat and requires increasing power to supply the chip. These trade-offs are currently managed by reducing the input voltage, utilising complex cooling techniques, and reducing clock frequency. These factors limit the performance of the chip significantly. These are contributing factors to Moore's Law *slowing* down. The capacity limit of the current-generation planar transistors is approaching and so in order for performance increases to continue, other approaches such as alternate transistor technologies like Multigate transistors [1], software and hardware optimisations, and multiprocessor architectures are employed.

This report will focus on the latter: to produce a small multi-core processor that can utilise software-based parallelism to gain performance benefits, compared to a larger single-core design.

1.2 Why RISC?

RISC architectures feature simpler and fewer instructions compared to CISC, which emphasises instructions that perform larger tasks. A single CISC instruction might be performed with multiple RISC instructions. Because of the fewer and simpler instructions, RISC machines rely heavily on software optimisations for performance. RISC instruction sets are based on load/store architectures, where most instructions are either register-to-register or memory reading and writing [2]. This constraint greatly reduces complexity.

RISC architectures are easier to design implement, especially for beginners, due to their simpler instructions that share the same pipeline, compared to CISC where there may be different pipeline for each instruction, which would greatly consume FPGA resources.

1.3 Why FPGA?

Field programmable gate arrays (FPGA) are a great choice for prototyping digital logic designs due to their programmable nature and quick development times.

My previous experience with FPGAs in previous projects will reduce risk and learning times and allow for more time to be spent on adding and extending features (discusses further in section 3.1).

FPGAs, however, may not be suitable for prototyping all register-transistor logic (RTL) projects. Larger RTL projects, such as large commercial processors, may greatly exceed the logic cell resources available in today's high-end FPGA devices and may only be prototyped through silicon fabrication, which can be expensive. This resource limitation will not be problem as the project aims to produce a small and minimal design specifically for learning about multi-core architectures.

Background

2.1	Amdahl's Law and Parallelism	6
2.2	Loosely and Tightly Coupled Processors	6
2.3	Network-on-chip Architectures	7

2.1 Amdahl's Law and Parallelism

In many applications, not restricted to software, there may exists many opportunities for processes or algorithms to be performed in parallel. These algorithms can be split into two parts: a serial part that cannot be parallised, and a part that can be parallelised. Amdahl's Law defines a formula for calculating the maximum *speedup* of a process with potential parallelism opportunities when ran in parallel with n many processors. Speedup is a term used to describe the potential performance improvements of an algorithm using an enhanced resource (in this case, adding parallel processors) compared to the original algorithm. Amdalh's Law is defined below, where the potential speedup S_p is dependant on the portion of program that can be parallelised p and the number of processing cores n:

$$S_p = \frac{1}{(1-p) + \frac{p}{n}} \tag{2.1}$$

This formula will be used throughout the project to gauge the the performance of the multi-core design running various software algorithms.

2.2 Loosely and Tightly Coupled Processors

Multiprocessor systems can be generalised into two architectures: loosely and tightly coupled, and each architecture has advantages and disadvantages. In loosely coupled systems, each processing node is self-contained – each node has it's own dedicated memory and IO modules. Communication between nodes is performed over a *Message Transfer System (MTS)* [3] in a master-slave control architecture.

Scalability in loosely coupled systems is generally easier to implement as each node can simply be appended to the shared MTS interface without large modifications to the rest of the system. Scalability is an important concern in this project as I wish to test the developed solution with a range of processing nodes.

As loosely coupled system's nodes feature there own memory and IO modules, they generally perform better in cases where interaction between nodes is not prominent – each node can store a separate part of the software program in it's memory module allowing simultaneous executing of the program.

In scenarios where inter-node communication is prominent however, access to the MTS interface must be scheduled to avoid access conflicts which introduces delays and idle times in the software programs execution, resulting in lower throughput. Figure 2.1 shows a general layout of a loosely coupled multiprocessor system.

Tightly coupled systems feature processing nodes that do not have their own dedicated memory or IO modules – each node is directly connected to a shared memory module using a dedicated port. In scenarios where inter-node communication is prominent, tightly coupled systems are generally better suited as nodes are directly connected to a shared memory and do not need to wait to use a shared bus.




Figure 2.1: A loosely coupled multiprocessor system. Each node features it's own memory and IO modules and uses a Message Transfer System to perform inter-node communication. Image source: [3].

Figure 2.2: A tightly coupled multiprocessor system. Nodes are directly connected to memory and IO modules. Image source: [3].

This project will utilise a loosely coupled architecture due to it's easier scalability implementation and my previous experience with the design of single-core processors. Although it will require a scheduler to access the MTS, the experience and knowledge gained from this task will be greatly beneficial for future projects.

2.3 Network-on-chip Architectures

Network-on-chip (NoC) architectures implement on-chip communication mechanisms that are based on network communication principles, such as routing, switching, and massive scalability [4]. NoC's can generally support hundreds to millions of processing cores. Figure 2.3 shows an example 16-core network-on-chip architecture. NoC's can scale to very large sizes while not sacrificing performance because each processor core is able to drive the network rather than needing to wait for a shared bus to become free before doing so.

The greater the number of cores in a network-on-chip design, the greater quality of service (QoS) problems arise. As such, network-on-chip architectures suffer the same problems as networks, such as fairness and throughput [5].




Figure 2.3: A multiprocessor network-on-chip architecture with 16 processing nodes. Nodes are connected in a grid formation with routers and links. Image source: [6].

Project Overview

3.1	Projec	et Deliverables	9
	3.1.1	Core Deliverables (CD)	9
	3.1.2	Extended Deliverables (ED)	1(
3.2	Projec	et Timeline	11
	3.2.1	Project Stages	11
	3.2.2	Project Stage Detail	12
	3.2.3	Timeline	13
3.3	Resou	trces	13
	3.3.1	Hardware Resources	13
	3.3.2	Software Resources	14
3.4	Legal	and Ethical Considerations	15

This chapter discusses the the project's requirements, goals, and structure.

3.1 Project Deliverables

The project's deliverables are split into two sections: core deliverables (CD) – each deliverable must be satisfied for the project to be a minimum viable product (MVP), and extended deliverables (ED) – deliverables that are not required for a MVP – features that only improve upon an existing feature.

3.1.1 Core Deliverables (CD)

The project's core deliverables are described below.

CD1 Design a compact 16-bit RISC instruction set architecture.

The instruction set will be the primary interface to control the processor from software. An instruction set will be required to implement the custom multi-core communication interface.

It was decided to design a new instruction set rather than to extend an existing architecture as this will increase my knowledge of the constraints to consider when designing instruction sets and processors.

CD2 Design and implement a Verilog RISC core that implements the ISA in CD1.

The Verilog RISC core will be able to run software program written for the instruction set architecture.

CD3 Design and implement an on-chip interconnect for multi-core processing (2 to 32 cores) using the RISC core from CD2.

The interconnect will be a chief requirement to enable multi-core communication. The interconnect should support up to 32 cores, however FPGA implementation constraints may limit this due to limited resources.

The interconnect will control communication between the cores to enable software parallelism.

CD4 Analyse performance of serial and parallel software algorithms, such as parallel DFT, on the processor.

To evaluate the effectiveness of the developed solution, a serial and parallel implementation of a simple computing algorithm (parallel reduction, sorting) will be ran on the processor and it's performance analysed. Effectiveness will be rated on total algorithm run-time and the speed-up gained by adding more cores.

CD5 Allow the RISC core to be easily compiled to multiple FPGA vendors (Xilinx, Altera).

The developed solution should be generic and portable to allow it to be used across a widerange of FPGA vendors and devices.

Verilog is a generic implementation-independent hardware-description language and so designing implementation specific modules is recommended.

A key consideration for this requirement is to consider the varying hard IP provided by the FPGA vendors (such as BRAM, ethernet, and PCIe [7, 8]). To overcome this problem, the developed Verilog code will conditionally compile where vendor specific requirements are present.

3.1.2 Extended Deliverables (ED)

The project's extended deliverables are described below.

- **ED1** Design a RISC core with an instructions-per-clock (IPC) rating of at least 1.0 (a single-cycle CPU).
- **ED2** Design a RISC core with a pipe-lined data path to increase the design's clock speed.
- **ED3** Design a scalable multi-core interconnect supporting arbitrary (more than 32) RISC core instances (manycore) using Network-on-Chip (NoC) architecture.
- **ED4** Design a compiler-backend for the PRCO304 [9] compiler to support the ISA from 1 CD1. This will make it easier to build complex multi-core software for the processor.
- **ED5** The RISC core can communicate to peripherals via a memory-mapped addresses using the Wishbone bus.
- **ED6** Implement various memory-mapped peripherals such as UART, GPIO, LCD, to aid visual representation of the processor during the demonstration viva.
- ED7 Store instruction memory in SPI flash.
- ED8 Reprogram instruction memory at runtime from host computer.
- **ED9** Processor external debugger using host-processor link.

3.2 Project Timeline

3.2.1 Project Stages

The project is split up into many stages to aid planning and management of the project. There are 8 unique stage areas: 1. Inital project conception; 2 Basic RISC core development; 3. Extended RISC core development; 4. Multi-core development; 5. Processor quality-of-life (QoL) improvements; 6. Compiler development; 7. Demo preparation, and 8. Final report.

The project stages are shown in Table 3.1.

Stage	Title	Start Date	Days	Core	Applicable Deliverables
1.0	Research	Feb 04	7	x	
1.1	Requirement gathering/review	Feb 11	14	х	
1.1	Processor specification, architecture, ISA	Feb 18	100	х	CD1
1.2	Stage/Time Allocation Planning	Feb 25	7	x	
2.1	Decoder, Register Set, impl & integration	Feb 25	14	x	CD2
2.2	Register set impl & integration	Mar 04	14	x	CD2
2.3	Local memory impl & integration	Mar 11	14	x	CD2
3.1	Memory mapped register layout & impl	Apr 01	21		ED5
3.2	Wishbone peripheral bus connected to MMU	Apr 08	21		ED5
3.3	Pipelined implementation and verification	Apr 15	21		ED2
3.4	Cache memory design & impl	Apr 22	28		ED2
4.1	Multi-core communication interface	TBD	TBD	x	CD3
4.2	Shared-memory controller	TBD	TBD	x	CD3
4.3	Scalable multi-core interface (10s of cores)	TBD	TBD	x	CD3
4.4	Multi-core example program (reduction)	TBD	TBD	x	CD4
5.1	SPI-FPGA interface for OTG programming	TBD	TBD		ED7
5.2	FPGA-PC interfacing	TBD	TBD		ED9
5.3	FPGA-PC debugging (instruction breakpoints)	TBD	TBD		ED9
6.1	Compiler backend for vmicro16	TBD	TBD		ED4
6.2	Compiler support for multi-core codegen	TBD	TBD		ED4
7.1	Wishbone peripherals for demo	TBD	TBD	x	CD4
8.1	Final Report	TBD	TBD	x	

Table 3.1: Project stages throughout the life cycle of the project.

3.2.2 Project Stage Detail

Stages 1.0 through 1.2 - Research and Project Conception

These stages cover initial research of existing problems and solutions in the multiprocessor area. The instruction set architecture is also proposed that later stages will implement.

Stages 2.1 through 2.3 - Processor module Design, Implementation, and Integration

These stages cover the design, implementation, and integration of key processor core modules such as the instruction decoder, register sets and local memory. Integration of all the modules is a challenging task because some modules have both asynchronous and synchronous signals that need to be timed correctly in order for other modules to receive valid data. An example of this is the register set which has asynchronous read ports that are later clocked in the instruction decode stage.

Stages 3.1 through 3.4 – Advanced Processor Implementation

These stages add advanced features to the processor to provide a more functional product. Although these stages are classified as extended, their technical requirement to design and implement is not great and so are have time allocations in the project schedule. The extended features that these stages introduce are: pipelined processor stages – to drastically increase processor performance; provide a memory-mapped peripheral interface through the MMU; provide a Wishbone master interface to the MMU – allowing external peripherals such as GPIO and LCD displays to be utilised in a modular fashion; and to implement a cache memory for each processor core.

Stages 4.1 through 4.4 - Multiprocessor Functionality

These stages are dedicated to adding multiprocessor functionality using a loosely coupled architecture to the processor.

Stages 5.1 through 5.3 - Debugging Features

These stages cover debugging features and are classified as extended due to the large development time required to implement them as well as not being related to multiprocessor systems.

Stages 6.1 through 6.2 - Compiler Backends

These stages cover the implementation of a compiler backend to ease software writing and programming of the processor.

Stage 7.1 – Wishbone Peripherals

Additional Wishbone peripherals, such as SPI and timers will be added to produce a more useful multiprocessor system.

Stage 8.1 – Final Report

This stage is dedicated to the final report write-up. It is expected to be an iterative task that is active throughout the lifespan of the project.

3.2.3 Timeline

The project stages from Table 3.1 are displayed below in a Gantt chart.




Figure 3.1: Project stages in a Gantt chart.

3.3 Resources

This section describes the hardware and software resources required to fulfil the project.

3.3.1 Hardware Resources

Core deliverable CD5 requires the designed RISC core to be implemented and demonstrated on multiple FPGA devices. Although my design should synthesise for physical IC implementation, due to high costs and lengthy production times, it is not a primary development target. Due to having past experience with Xilinx FPGAs from my placement work and experience with Altera from university modules it was decided to target the Xilinx Spartan 6 XC6SLX9 and the Altera Cyclone V.

Terasic DE1-SoC Development Board

The Terasic DE1-SoC development board features a large Cyclone V FPGA and many peripherals, such as seven-segment displays, 64 MB SDRAM, ADCs, and buttons and switches, which will aid demonstration of the project. The development board is available through the university so the cost is negligible. Figure 3.2 shows the peripherals (green) available to the FPGA.

Minispartan 6+ FPGA Development Board

The Minispartan 6+ is a hobbyist FGPA development board with fewer peripherals than the DE1-SoC. The board features a Xilinx Spartan 6 XC6LX9 which has far fewer resources than the DE1-




Figure 3.2: Terasic DE1-SoC development board featuring the Altera Cyclone V FPGA and many peripherals. Image source: [10].

SoC's Cyclone V however it's simplicity and my familiarity with Xilinx's software suite will speed up development. The development board is shown in Figure 3.3.




Figure 3.3: Minispartan-6+ development board featuring the Xilinx Spartan 6 XC6SLX9. Note that the XC6SLX9 and XC6SLX25 FPGAs share the same board. Image source: [11].

3.3.2 Software Resources

Intel Quartus

Intel Quartus Prime is a paid-for SoC, CPLD, and FPGA software suite targeting Intel's Stratix, Arria, and Cyclone based FPGAs. The university provides student licences which will be used via VPN.

Xilinx ISE Webpack

Xilinx ISE Webkpack is Xilinx's free software suite for FPGA development for Spartan 6 based FPGAs. Due to ISE's intuitive and fast work flow, most of the initial simulation and verification processes will be performed using ISE. This will greatly improve development times.

Verilator

Verilator is an open-source Verilog to C++ transpiler which provides a C++ interface to simulate Verilog modules and read/write values similar to a test bench. Verilator will be used for specific modules within the RISC core such as the ALU and decoder as Verilator is useful when performing exhaustive verification.

3.4 Legal and Ethical Considerations

The RISC core is designed to be used as an academic research and educational tool to aid learning and understanding of RISC and multi-core machines. It should not be use for roles where mission critical or safety is a factor.

The processor does not provide any memory protection features and any software running on the processor has full access to all memory.

The processor does not store/track/predict software instructions. The processor uses pipelining techniques to improve performance which results in future instructions entering the pipeline even if the software's logical sequence does not include these instructions. This could result in security vulnerabilities similar to Intel's Spectre vulnerability [12].

Current Progress

4.1	RISC (Core
	4.1.1	Instruction Set Architecture
	4.1.2	Design and Implementation
	4.1.3	Verification

This chapter discusses the current progress made towards the project, including designs, implementation, and current results.

4.1 RISC Core

Following the project time line described in section 3.2, the first couple months have been dedicated to the design and implementation of the instruction set architecture and RISC core with stages 1-3. Good progress has been made in both deliverables, the ISA and the RISC core, and the progress is on-time with the initial project time line. The core has been nicknamed *Vmicro16* – short for Verilog microprocessor 16-bit.

4.1.1 Instruction Set Architecture

A 16-bit instruction set architecture (ISA) has been designed using an iterative approach. There currently exists 32 unique instructions covering most generic RISC operations (add, load/store, branch, compare, etc.) and atleast 16 opcodes available to be provide multi-core communication and functionality. This number should be adequate to support these features when the work begins on the multi-core project stages (stages 4-7).

Design Goals

Having past experience designing and implementing ISAs for previous projects, I wanted to use that knowledge to design an even more efficient and compact instruction set that could provide much greater functionality. The technical design goals of the ISA are described below:

ISA1 Use a fixed width of 16-bits for all instructions.

This will significantly reduce RTL resources and encourage efficiency by not wasting spare bits. In addition, many SPI flash and RAMs support 16-bit wide data reads which will allow each instruction fetch to only require one clock cycle, thus increasing processor performance.

ISA2 Be able to select at least two registers for common instructions.

This will reduce the number of required instructions to manipulate register data. A disadvantage of using two instead of three reigster selects is that instructions are always destructive – they always *destroy* existing data in the destination register (e.g. R0 = ADD R0 R1) unlike constructive instructions that provide a unique register select for the destination (e.g. R2 = ADD R0 R1).

ISA3 Reduce bit-space for frequently used instructions (MOV, MOVI, ADD).

Due to the 16-bit limit, two register selects, and immediate values, the opcode bits are reduced resulting in fewer unique instructions. To overcome this constraint, spare bits in other instructions will be appended to the opcode bits to extend the opcode range. This however, will require a more complex decoder that must first switch the opcode, then switch any spare bits to determine the final opcode. This method will significantly increase the number of unique instructions provided by the instruction set.

ISA4 Provide frequently used actions as options for existing instructions.

In software, frequently used actions include incrementing/decrementing by 1 and performing logical comparisons which usually take more than one instruction on some RISC architectures. As they are common actions, the instruction overhead and time may be significant and can affect performance. To provide a solution to this problem, in addition to using spare bits to extend the opcode range, spare bits will be used to signify a frequently used action action to be performed by the ALU.

As shown in Figure 4.1, frequently used commands such as incrementing/decrementing and logical comparions are provided by setting spare bits to special values. For example, the instructions ARITH_UADDI and ARITH_SSUBI extend the ARITH_U and ARITH_S opcodes by filling the spare bit, 4. If this bit is not set (0), the instruction allows for a 4-bit immediate value to be added in addition to the two register selects. The 4-bit immediate allows adding a small number to the ALU which is useful in the case of software for loops where an increment/decrement of more than 1 is required.

Another example is the SETC instruction. Inspired by Intel's x86 SETCC, the instructions sets the destination register to zero or one depending on the result of the CMP instruction's flags. Without this instruction, multiple branches would be required to convert the comparion's flags to logical zeros and ones.

ISA5 Provide instructions for performing bitwise manipulations.

RISC processors are commonly used for microprocessing and microcontroller actions which typically includes bit manipulation. The ISA provides bitwise OR, XOR, AND, NOT, and shifting instructions under a single opcode to fill this need.

ISA6 Provide instructions for explicitly performing signed and unsigned arithmetic.

Performing signed and unsigned arithmetic is a key requirement for RISC applications and so it was decided to provide such instructions. Software programmers can easily switch between signed and unsigned arithmetic by setting bit 11 in the ARITH instruction family. Being able to change between signed and unsigned arithmetic instructions by changing a single bit will make the RISC processor's decoder module smaller and less complex.

Without explicit unsigned and signed instructions, extra instructions would be required to perform addition and subtraction. In addition, due to two's complement representation of

signed numbers, the highest immediate operand value would be halved, resulting in more instructions to reach the desired value.

	15-11	10-8	7-5	4-0	rd ra simm5
	15-11	10-8	7-0		rd imm8
	15-11	10-0			nop
	15	14:12	11:0		extended immediate
NOP	00000		X		
LW	00001	Rd	Ra	s5	Rd <= RAM[Ra+s5]
SW	00010	Rd	Ra	s5	RAM[Ra+s5] <= Rd
BIT	00011	Rd	Ra	s5	bitwise operations
BIT_OR	00011	Rd	Ra	00000	Rd <= Rd Ra
BIT_XOR	00011	Rd	Ra	00001	Rd <= Rd ^ Ra
BIT_AND	00011	Rd	Ra	00010	Rd <= Rd & Ra
BIT_NOT	00011	Rd	Ra	00011	Rd <= ~Ra
BIT_LSHFT	00011	Rd	Ra	00100	Rd <= Rd << Ra
BIT_RSHFT	00011	Rd	Ra	00101	Rd <= Rd >> Ra
MOV	00100	Rd	Ra	X	Rd <= Ra
MOVI	00101	Rd	i	8	Rd <= i8
ARITH_U	00110	Rd	Ra	s5	unsigned arithmetic
ARITH_UADD	00110	Rd	Ra	11111	Rd <= uRd + uRa
ARITH_USUB	00110	Rd	Ra	10000	Rd <= uRd - uRa
ARITH_UADDI	00110	Rd	Ra	OAAAA	Rd <= uRd + Ra + AAAA
ARITH_S	00111	Rd	Ra	s5	signed arithmetic
ARITH_SADD	00111	Rd	Ra	11111	Rd <= sRd + sRa
ARITH_SSUB	00111	Rd	Ra	10000	Rd <= sRd - sRa
ARITH_SSUBI	00111	Rd	Ra	0AAAA	Rd <= sRd - sRa + AAAA
BR	01000	Rd	i8		conditional branch
BR_U	01000	Rd	0000	0000	Any
BR_E	01000	Rd	0000 0001		Z=1
BR_NE	01000	Rd	0000	0010	Z=0
BR_G	01000	Rd	0000	0011	Z=0 and S=0
BR_GE	01000	Rd	0000	0100	S=0
BR_L	01000	Rd	0000 0101		S != O
BR_LE	01000	Rd	0000	0110	Z=1 or (S != O)
BR_S	01000	Rd	0000	0111	S=1
BR_NS	01000	Rd	0000	1000	S=0
CMP	01001	Rd	Ra	X	SZO <= CMP(Rd, Ra)
SETC	01010	Rd	Ra X		Rd <= Imm8 == SZO ? 1 : 0
MOVI_LARGE	1	Rd	i12	X17	Rd <= i12

Figure 4.1: Initial Vmicro16 16-bit instruction set architecture. Coloured regions represent instruction families (bitwise, branching, arithmetic, etc.).

The ISA table is shown in Figure 4.1. The top 5 bits (15-11) are dedicated to the opcode resulting in 32 unique values. Currently only the bits 14-11 are used (NOP to SETC) leaving the top bit spare. Initially, this bit was reserved to indicate an extended immediate instruction, MOVI12, supporting a large 12-bit immediate value, however later in the design it was decided that the top bit would indicate special instructions dedicated for multi-core operation. This leaves 16 spare unique opcodes for this purpose.

4.1.2 Design and Implementation

The RISC core design is a traditional 5-stage processor (fetch, decode, execute, memory, write-back).

To satisfy CD5, the Verilog code will be self-contained in a single file. This reduces the hierarchical complexity and eases cross-vendor project set-up as only a single file is required to be included. A disadvantage with this single file approach is that some external Verilog verification tools that I plan to use, such as Verilator, do not currently support multiple Verilog modules (due to an unfixed bug) within a single file.




Figure 4.2: Vmicro16 RISC 5-stage RTL diagram showing: instruction pipelining (data passed forward through clocked register banks at each stage); branch address calculation; ALU operand calculation (rd2 or imm); and program counter incrementing.

Instruction and Data Memory

The design uses separate instruction and data memories similar to a Harvard architecture computer. This architecture was chosen due because I find it easier to implement.

Register File

To support design goal ISA2, the register set features a dual-port read and single-port write. This allows instructions to read 2 registers simultaneously for any instruction. The single-port write allows the instruction output to be written to the register file.

Pipelining

The extended deliverable **ED1**, to provide atleast 1 instructions per clock. Previous processor designs of mine have all required multiple clocks per instruction as it is a lot easier to implement. Modern processors today can output 1 or more instructions per clock through the use of instruction pipelining. This technique increases throughput of the processor by performing each stage in parallel. In this pipeline, instructions still travel through each stage in the same order, the difference is that the fetch stage does not wait for the final stage to complete and so fetches a new instruction every clock cycle, resulting in each stage operating on new data every clock cycle. To extend my knowledge in CPU pipelining, extended deliverable **ED1** is proposed.

Instruction pipelining is harder to implement as data and control hazards can occur. Data hazards occur when instructions are dependent on the output of a previous instruction that has not left the pipeline, for example a register dependency. Methods to detect this hazard include checking if the register selects in the decode stage are present in future stages of the pipeline. If this check is true, then the current instruction depends on an instruction in the pipeline, and the processor can either wait until the dependant instruction has left the pipeline (i.e. has been written back to registers) or insert a NOP that will produce a *bubble* in the pipeline allowing the final stage to execute before the dependant instruction continues.

Control hazards occur when conditional or interrupt branching instructions are in the pipeline and their result has not been calculated yet. This results in preceding instructions entering the pipeline when they should not be executed due to the conditional branch. To detect this hazard, for instructions that perform branching or conditional execution, a global flag is set. When the outcome of the conditional check is performed, stages after decode are allowed to commit their results. Fortunately this technique is fairly simple implement.

This project's RISC processor implements these two hazard detectors and solutions to resolve them. The data hazard resolver implements a valid signal that is passed forward from stage to stage. This signal is low when a hazard has occured and indicates that receiving stage should not operate on the previous stage's data. Each stage's valid signal is dependant on the previous stages valid signal. This allows future stages to stall when a hazard is detected in previous stages. A diagram of the implementation of these hazards in the processor is shown in Figure 4.3.

Memory Management Unit

It was decided to use a memory management unit (MMU) to make it easier and extensible to communicate with external peripherals or additional registers. This method would transparently use the




Figure 4.3: Pipeline data hazard detection. The register selects are passed forward through each stage and compared to the IDEX (latest instruction) register selects. If they match, the latest instruction depends on the output of an instruction in the pipeline, the IFID and IDEX stages are stalled to allow the instruction in the pipeline to commit.

existing LW/SW instructions which removes the requirement for a unique instruction for each peripheral.

Proposed Memory Mapped Addresses

The peripheral addresses are currently based on classes. For example, a memory-mapped address may use the upper byte to address a peripheral and the lower byte to address a register/function in that peripheral.

Later in the project, I plan to rewrite the addressing scheme to use a simpler address format which is closer to commonly used peripheral addressing schemes used today. The proposed memory mapped addresses for each system and peripheral are listed below.

Address (16-bit aligned)	Peripheral Name
0x0000	NOP (reads returns 0, writes do nothing)
0x00ZZ	Per-core scratch RAM (ZZ = 8-bit RAM address)
0x0100	Extended Core Registers 1
0x0200	Extended Core Registers 2
0x03ZZ	Wishbone Master controller select (ZZ contains 8-bit wishbone slave address)
0x1XYZ	Master core controller ($X = $ slave select, $Y = $ instruction, $Z = $ data)

Table 4.1: Provisional memory-mapped addresses table.

ALU Design

The Vmicro16's ALU is an asynchronous module that has 3 inputs: data a; data b; and opcode op, and outputs data value c. The ALU is able to operate on both register data (rd1 and rd2) and immediate values. A switch is used to set the b input to either the rd2 or imm value from the previous stage.

Currently, the ALU does not store flags to indicate overflow, equality, or zero values in the module itself. Instead the ALU outputs the result of the CMP, which calculates such flags, to be written back to the register set in the write-back stage. This means that in order to perform a conditional operation, such as a branch, the register containing the CMP flags must be included in the instruction.




Figure 4.4: Vmicro16 ALU diagram showing clocked inputs from the previous IDEX stage being

The Verilog implementation of the ALU is shown in Figure 4.5. The ALU's asynchronous output is clocked with other registers, such as destination register rs1 and other control signals, in the EXME register bank.

```
322
                  // Perform the write
323
324
                  regs[ws1] <= wd;
              end
325
326
327
         assign rd1 = regs[rs1];
         //assign rd2 = regs[rs2];
328
     endmodule
329
330
     (* keep_hierarchy = "yes" *)
331
     (* dont_touch = "yes" *)
332
     module vmicro16_regs_apb # (
333
334
         parameter BUS_WIDTH = 16,
         parameter CELL_DEPTH = 8
335
```

Figure 4.5: Vmicro16's ALU implementation named vmicro16_alu. vmicro16.v

Decoder Design

Instruction decoding occurs in the between the IFID and IDEX stages. The decoder extracts register selects and operands from the input instruction. The decoder outputs are asynchronous which allows the register selects to be passed to the register set and register data to be read asynchronously. The register selects and register read data is then clocked into the IDEX register bank.

```
M_PADDR <= mmu_addr;</pre>
224
                                 M_PWDATA <= mmu_in;</pre>
225
                                 M_PSELx <= 1;
226
                                 M_PWRITE <= mmu_we;</pre>
228
                                 mmu_state <= MMU_STATE_T2;</pre>
229
                             end
                        end
231
232
                        MMU_STATE_T2: begin
233
                            M_PENABLE <= 1;
234
235
                             if (M_PREADY == 1'b1) begin
236
                                 mmu_state <= MMU_STATE_T3;</pre>
237
238
                        end
239
240
                        MMU_STATE_T3: begin
241
                             // Slave has output a ready signal (finished)
242
                             M_PENABLE <= 0;
243
                             M_PADDR <= 0;
244
245
                            M_PWDATA <= 0;
```

Figure 4.6: Vmicro16's decoder module code showing nested bit switches to determine the intended opcode. vmicro16.v

In Figure 4.6, it can be seen that the first 8 opcode cases are represented using the same 15-11 bits, however the VMICRO16_OP_BIT instructions require another bit range to be compared to determine the output opcode.

4.1.3 Verification

Currently, the only verification method used is manual inspection of the output waveforms of a test bench. For now, it is easier and faster to spot erroneous states by hand due to the large complexity of the pipeline. Later in the project, automatic test benches will be utilised.

Known Bugs

Known bugs exist within the RISC core however none are critical as they can be easily avoided in software.

BUG1 Stall detection does not consider load/store instructions.

Due to instruction pipelining techniques used by the processor and lack of address checking in the EXME and MEWB stages, LW instructions immediately after SW instructions:

```
SW RO (R2+16)
LW R1 (R2+16)
```

will not return the previously stored value. In addition, because of the target address is calculated by the ALU (e.g. R2+16), detecting matching addresses at IFID and IDEX stage is not trivial, and because of this, a hardware fix is not planned for the final version. It is possible to overcome this problem in software by placing at least 5 NOP instructions after each SW.

Future Work

5.1	Projec	t Status	24
	5.1.1	Updated Project Time Line	24
	5.1.2	Future Work	24

5.1 Project Status

Four months have passed since the start of the project and significant progress has been made to the final deliverable.

The current active stage is 3.3 Pipeline Implementation and Verification where the processor pipeline is being verified against of range of simple software sequences. It is important that this verification is thorough and the output is bug free as future additions to the processor will utilise this foundation.

5.1.1 Updated Project Time Line

The project table described in section 3.2 did not allocate times for stages 4.1 and later. This was due to expected high demand from other modules and exams in this time period and so it was decided to not allocate times that would later not be followed.

Now that this time period is closer, time allocations have been assigned for stages 4, 7, and 8. The state of stage 5's extended deliverables, to implement debugging interfaces, have changed from *Unknown* to *Cancelled* due to expected high workload from other modules in the next month. The cancellation of these stages will not severely affect the final functionality of the deliverable however it will make debugging the processor slightly more difficult. It was decided to remove these extended features to allow for more time to be spent on core functionality.


The updated project status is shown in Table 5.1 and in Figure 5.1.

5.1.2 Future Work

May and early June are reserved for work on other modules and preparation for exams. From mid-June, work will resume on verifying the end of stage 3 and then work will start on stage 4 (focussed on designing and implementing multiprocessor features). After stage 4, software algorithms will be compiled for the ISA and evaluated against Amdahl's Law.

Stage	Title	Start Date	Core	Status
1.0	Research	Feb 04	x	Completed
1.1	Requirement gathering/review	Feb 11	x	Completed
1.1	Processor specification, architecture, ISA	Feb 18	x	Completed
1.2	Stage/Time Allocation Planning	Feb 25	x	Completed
2.1	Decoder, Register Set, impl & integration	Feb 25	x	Completed
2.2	Register set impl & integration	Mar 04	x	Completed
2.3	Local memory impl & integration	Mar 11	x	Completed
3.1	Memory mapped register layout & impl	Apr 01		On-going
3.2	Wishbone peripheral bus connected to MMU	Apr 08		On-going
3.3	Pipeline implementation and verification	Apr 15		On-going
3.4	Cache memory design & impl	Apr 22		Cancelled
4.1	Multi-core communication interface	Jun 05	x	Planned
4.2	Shared-memory controller	Jun 05	x	Planned
4.3	Scalable multi-core interface (10s of cores)	Jul 01	x	Planned
4.4	Multi-core example program (reduction)	Jul 10	x	Planned
5.1	SPI-FPGA interface for OTG programming	TBD		Cancelled
5.2	FPGA-PC interfacing	TBD		Cancelled
5.3	FPGA-PC debugging (instruction breakpoints)	TBD		Cancelled
6.1	Compiler backend for vmicro16	TBD		Unknown
6.2	Compiler support for multi-core codegen	TBD		Unknown
7.1	Wishbone peripherals for demo	Aug 01	x	Planned
8.1	Final Report	Jun 05	х	Planned

Table 5.1: Updated project stages.



Conclusion

With the end of Moore's Law looming, processor designers must use other strategies to continue improving performance of processors – multiprocessor and parallelism being a primary strategy. This projects sets out to improve my knowledge on multiprocessor communication by designing, implementing, and verifying a multiprocessor – and I believe starting from scratch is the best way to accomplish this learning task.

To date, a compact 16-bit RISC instruction set has been designed and implemented in a Verilog single-core processor. Whilst single-core verification is still on-going, good progress has been made and extended deliverables from stage 3, such as instruction pipelining and memory-mapped peripherals via a Wishbone bus, has been implemented successfully.

Stage 5's extended deliverables and the cache memory have been cancelled but they do not effect the core functionality of the processor. The planned project time-line for future stages is realistic and accomplishing the project's goals appears achievable.

REFERENCES 27

References

[1] V. Subramanian, "Multiple gate field-effect transistors for future CMOS technologies," *IETE Technical review*, vol. 27, no. 6, pp. 446–454, 2010.

- [2] M. J. Flynn, Computer architecture: Pipelined and parallel processor design. Jones & Bartlett Learning, 1995.
- [3] Tech Differences, "Difference between loosely coupled and tightly coupled multiprocessor system (with comaprison chart)," Jul 2017. [Online]. Available: https://techdifferences.com/difference-between-loosely-coupled-and-tightly-coupled-multiprocessor-system.html (Accessed 2019-04-20).
- [4] L. Benini and G. De Micheli, "Networks on Chips: A new SoC paradigm," *Computer*, vol. 35, pp. 70–78, 02 2002.
- [5] D. Zhu, L. Chen, S. Yue, T. M. Pinkston, and M. Pedram, "Balancing On-Chip Network Latency in Multi-application Mapping for Chip-Multiprocessors," in 2014 IEEE 28th International Parallel and Distributed Processing Symposium, May 2014, pp. 872–881.
- [6] N. Chatterjee, S. Paul, and S. Chattopadhyay, "Fault-tolerant dynamic task mapping and scheduling for network-on-chip-based multicore platform," *ACM Transactions on Embedded Computing Systems*, vol. 16, pp. 1–24, 05 2017.
- [7] Xilinx, Spartan-6 FPGA Block RAM Resources, Xilinx.
- [8] Altera, Recommended HDL Coding Styles QII51007-9.0.0, Altera.
- [9] B. Lancaster, "FPGA-based RISC Microprocessor and Compiler," vol. 3.14, pp. 37–50. [Online]. Available: https://github.com/bendl/prco304 (Accessed March 2018).
- [10] Terasic Technologies, "SoC Platform Cyclone DE1-SoC Board." [Online]. Available: https://www.terasic.com.tw/cgi-bin/page/archive.pl?Language=English&No=836 (Accessed 2019-04-20).
- [11] *MiniSpartan6+*, Scarab Hardware, 2014. [Online]. Available: https://www.scarabhardware.com/minispartan6/ (Accessed 2019-04-20).
- [12] P. Kocher, D. Genkin, D. Gruss, W. Haas, M. Hamburg, M. Lipp, S. Mangard, T. Prescher, M. Schwarz, and Y. Yarom, "Spectre attacks: Exploiting speculative execution," arXiv preprint arXiv:1801.01203, 2018.

Appendix A - Code Listing

vmicro16.v

The single core RISC processor is defined in this file. It contains many submodules such as the decoder and local memory.

```
// This file contains multiple modules.
// Verilator likes 1 file for each module
/* verilator lint_off DECLFILENAME */
               /* verilator lint_off UNUSED */
/* verilator lint_off BLKSEQ */
/* verilator lint_off WIDTH */
               // Include Vmicro16 ISA containing definitions for the bits `include "vmicro16_isa.v"
10
11
12
13
14
15
16
17
18
               `include "clog2.v"
`include "formal.v"
               (* keep_hierarchy = "yes" *)
(* dont_touch = "yes" *)
module vmicro16_bram_apb # (
                       parameter BUS_WIDTH = 16,
parameter MEM_WIDTH = 16,
parameter MEM_DEPTH = 64,
parameter APB_PADDR = 0
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
                         input clk,
input reset,
// APB Slave
                         // APB Slave to master interface
input ['clog2(MEM_DEPTH)-1:0] S_PADDR,
                                                                                                       S_PSELx,
                        input
input [BUS_WIDTH-1:0]
                                                                                                        S PENABLE
                         output [BUS_WIDTH-1:0]
                       wire [MEM_WIDTH-1:0] mem_out;
                        assign S_PRDATA = (S_PSELx & S_PENABLE) ? mem_out : 16'hZZZZ;
assign S_PREADY = (S_PSELx & S_PENABLE) ? 1'b1 : 1'bZ;
assign we = (S_PSELx & S_PENABLE & S_PWRITE);
\begin{array}{c} 36\\ 37\\ 38\\ 40\\ 41\\ 42\\ 43\\ 44\\ 45\\ 50\\ 55\\ 55\\ 55\\ 56\\ 60\\ 62\\ 63\\ 64\\ 66\\ 67\\ 68\\ 67\\ 77\\ 78\\ 77\\ 78\\ 79\\ 80\\ \end{array}
                      vmicro16_bram # (
.MEM_WIDTH (MEM_WIDTH),
.MEM_DEPTH (MEM_DEPTH),
.NAME ("BRAM")
                       .NAME
) bram_apb (
                             .clk
.reset
                                                                 (clk)
                                  .mem_addr (S_PADDR),
.mem_in (S_PWDATA),
.mem_we (we),
.mem_out (mem_out)
                                  .mem_out
               endmodule
               // This module aims to be a SYNCHRONOUS, WRITE_FIRST BLOCK RAM
// https://www.xilinx.com/support/documentation/user_guides/ug473_7Series_Memory_Resources.pdf
// https://www.xilinx.com/support/documentation/user_guides/ug383.pdf
// https://www.xilinx.com/support/documentation/sw_manuals/xilinx2016_4/ug901-vivado-synthesis.pdf
               // https://www.xilinx.com/s
(*keep_hierarchy = "yes" *)
module vnicroif_bram # (
    parameter MEM_DEPTH = 
    parameter CURE_ID = 
    parameter NAME = 
) (
                         input clk,
input reset,
                         input ['clog2(MEM_DEPTH)-1:0] mem_addr,
input [MEM_WIDTH-1:0] mem_in,
input mem_we,
output reg [MEM_WIDTH-1:0] mem_out
                         reg [MEM_WIDTH-1:0] mem [0:MEM_DEPTH-1];
```

```
82
83
84
85
86
87
88
                                  // not synthesizable
integer i;
initial begin
for (i = 0; i < MEM_DEPTH; i = i + 1) mem[i] = 0;
//$readmemh("../../test.hex", mem);</pre>
   89
90
91
92
93
94
95
                                                `ifdef ALL TEST
                                               'ifdef ALL_TEST
// Standard all test
// REGSO
mem[0] = { 'VMICRO16_OP_MOVI,
mem[1] = { 'VMICRO16_OP_SW,
mem[2] = { 'VMICRO16_OP_SW,
                                                                                                                                                 3'h0, 8'h81};
3'h1, 3'h0, 5'h0}; // MMU[0x81] = 6
3'h2, 3'h0, 5'h1}; // MMU[0x82] = 6
96
97
98
99
100
101
                                               // GFIO
mem[3] = { 'VMICRO16_OP_MOVI,
mem[4] = { 'VMICRO16_OP_MUVI,
mem[5] = { 'VMICRO16_OP_SW,
mem[6] = { 'VMICRO16_OP_LW,
// TIMO
mem[7] = { 'VMICRO16_OP_MOVI,
mem[8] = { 'VMICRO16_OP_LW,
// TIMO
                                                 // GPI00
                                                                                                                                               3'h0, 8'hA0};
3'h1, 8'hD};
3'h1, 3'h0, 5'h0};
3'h2, 3'h0, 5'h0};
                                                                                                                                                   3'h0, 8'h07};
3'h3, 3'h0, 5'h03};
102
                                             mem[8] = {\text{VMICRO16_OP_LW,}}
// UARTO
mem[9] = {\text{VMICRO16_OP_MOVI,}}
mem[10] = {\text{VMICRO16_OP_MOVI,}}
mem[11] = {\text{VMICRO16_OP_MOVI,}}
mem[12] = {\text{VMICRO16_OP_SW,}}
mem[12] = {\text{VMICRO16_OP_SW,}}
mem[13] = {\text{VMICRO16_OP_MOVI,}}
mem[14] = {\text{VMICRO16_OP_MOVI,}}
mem[15] = {\text{VMICRO16_OP_MOVI,}}
mem[16] = {\text{VMICRO16_OP_SW,}}
mem[18] = {\text{VMICRO16_OP_SW,}}
mem[19] = {\text{VMICRO16_OP_SW,}}
mem[20] = {\text{VMICRO16_OP_SW,}}
mem[21] = {\text{VMICRO16_OP_SW,}}
mem[22] = {\text{VMICRO16_OP_SW,}}
mem[21] = {\text{VMICRO16_OP_SW,}}
// BRANO
103
                                                                                                                                                 3'h0, 8'hB0); // UAR
3'h1, 8'h41; // asc
3'h1, 3'h0, 5'h0);
3'h1, 8'h42); // asci B
3'h1, 3'h0, 5'h0);
3'h1, 8'h43); // asci C
3'h1, 3'h0, 5'h0);
3'h1, 8'h44); // asci D
3'h1, 3'h0, 5'h0);
3'h1, 8'h45); // asci D
3'h1, 3'h0, 5'h0);
3'h1, 8'h46); // asci E
3'h1, 3'h0, 5'h0);
104
                                                                                                                                                                                                            // UARTO
105
103
106
107
108
109
                                                                                                                                                                                                                    // ascii A
110
111
112
113
114
115
116
117
                                              mem[21] = ('WMICRO16_0P_SW,
// BRAMO
mem[22] = ('WMICRO16_0P_MOVI,
mem[23] = ('WMICRO16_0P_SW)
mem[24] = ('WMICRO16_0P_SW,
mem[24] = ('WMICRO16_0P_SW,
mem[25] = ('WMICRO16_0P_LW,
// GPIOI (SSD 24-bit port)
mem[26] = ('WMICRO16_0P_MOVI,
mem[27] = ('WMICRO16_0P_SW,
mem[28] = ('WMICRO16_0P_LW,
// GPIO2
118
                                                                                                                                                  3'h0, 8'hC0};
3'h1, 8'hA};
3'h1, 3'h0, 5'h5};
3'h2, 3'h0, 5'h5};
119
120
121
122
123
                                                                                                                                                      3'h0, 8'hA1};
3'h1, 8'h12};
3'h1, 3'h0, 5'h0};
3'h2, 3'h0, 5'h0};
126
127
128
                                                 // GPI02
                                              // GFT02
mem[30] = {\text{VMICR016_OP_MOVI,}}
mem[31] = {\text{VMICR016_OP_MOVI,}}
mem[32] = {\text{VMICR016_OP_SW,}}
*else
// 2 core BRAMO test
                                                                                                                                                      3'h0, 8'hA2};
3'h1, 8'h56};
3'h1, 3'h0, 5'h0};
129
130
 131
132
133
                                               mem[0] = {`VMICRO16_OP_MOVI,
mem[1] = {`VMICRO16_OP_MOVI,
mem[2] = {`VMICRO16_OP_SW,
mem[3] = {`VMICRO16_OP_LW,
134
                                                                                                                                                    3'h0, 8'hC0};
                                                                                                                                                   3'h1, 8'hA};
3'h1, 3'h0, 5'h5};
3'h2, 3'h0, 5'h5};
135
136
137
 138
139
140
                                 always @(posedge c1k) begin
// synchronous WRITE_FIRST (page 13)
if (mem_we) begin
mem[nem_addr] <= mem_in;
$display($time, "\t\%s[%h] <= %h",
NAME, mem_addr, mem_in);
end else
141
 142
143
 144
 145
146
147
148
149
                                  ... oldd
mem_out <= mem[mem_addr];
end</pre>
150
                                  // TODO: Reset impl = every clock while reset is asserted, clear each cell // one at a time, mem[i++] <= 0 \,
151
 152
153
154
155
                       endmodule
                        (* keep_hierarchy = "yes"
                      module vmicro16_core_mmu # (
parameter MEM_WIDTH
parameter MEM_DEPTH
// TIMO addr
 156
157
 158
159
                                  parameter ADDR_TIMO_S = 16'h00,
parameter ADDR_TIMO_E = 16'h3F,
160
161
162
163
164
165
                    parameter CORE_ID
                                  input clk,
166
167
                                  input reset,
168
169
170
171
                                  input req,
output busy,
                                  // From core
input [MEM_WIDTH-1:0] mmu_addr,
input [MEM_WIDTH-1:0] mmu_in,
input mu_we,
output reg [MEM_WIDTH-1:0] mmu_out,
 172
173
174
175
176
177
178
                                   // TO APB interconn
                                  // JU AFM INTERCONNECT
output reg [MEM_WIDTH-1:0] M_PADDR,
output reg M_PFRITE,
output reg M_PEBLIX,
output reg [MEM_WIDTH-1:0] M_PMDATA,
// from interconnect
input [MEM_WIDTH-1:0] M_PMOATA,
179
180
181
                                                                                                                                M_PENABLE,
182
183
184
185
186
187
                                  input
input
                                                                    [MEM_WIDTH-1:0] M_PRDATA,
M_PREADY
                      );
                                  localparam TIM_BITS_ADDR = `clog2(MEM_DEPTH);
localparam MMU_STATE_T1 = 0;
localparam MMU_STATE_T2 = 1;
localparam MMU_STATE_T3 = 2;
reg [1:0] mmu_state = MMU_STATE_T1;
188
189
190
191
192
193
194
                                  reg [MEM_WIDTH-1:0] per_out = 0;
wire [MEM_WIDTH-1:0] tim0_out;
195
196
                                  assign busy = req || (mmu_state == MMU_STATE_T2);
```

```
// tightly integrated memory usage
wire timO_en = (mmu_addr >= ADDR_TIMO_S) && (mmu_addr <= ADDR_TIMO_E);
wire [TIM_BITS_ADDR_1:0] timO_addr = (mmu_addr - ADDR_TIMO_S);
wire timO_we = (timO_en && mmu_we);</pre>
198
199
200
201
202
203
204
                           // Output port
always @(*)
    if (tim0_en)
205
                                    ir (tim0_en)
    mmu_out = tim0_out;
else
    mmu_out = per_out;
206
207
208
209
210
211
                          // APB master to slave interface
always @(posedge clk) begin
if (reset) begin
mmu_state <= MMU_STATE_T1;
M_PENABLE <= 0;
M_PADDR <= 0;
M_PMDATA <= 0;
M_PSELX <= 0;
M_PWRITE <= 0;
end
212
213
214
215
216
217
218
219
220
221
                                    else
                                              casex (mmu state)
                                                       ex (mmu_state)
MMU_STATE_T1: begin
   if (req && (!tim0_en)) begin
        M_PADDR <= mmu_addr;
        M_PWDATA <= mmu_in;
        M_PSELx <= 1;
        M_PWRITE <= mmu_we;</pre>
222
223
224
225
226
227
228
                                                       -- mmu_ve;
mmu_state <= MMU_STATE_T2;
end
end
229
230
231
232
233
234
235
                                                       MMU_STATE_T2: begin
M_PENABLE <= 1;</pre>
                                                                 if (M_PREADY == 1'b1) begin
    mmu_state <= MMU_STATE_T3;</pre>
236
237
238
239
240
241
                                                        MMU_STATE_T3: begin
                                                                  // Slave has output a ready signal (finished)
M_PENABLE <= 0;
243
                                                                  M_PENABLE <= 0;
M_PADDR <= 0;
M_PWDATA <= 0;
M_PSELx <= 0;
M_PWRITE <= 0;
M_O clock the peripheral output into a reg,
// to output on the next clock cycle
244
245
246
247
248
249
250
                                                                  // to output on the next clock cycle
per_out <= M_PRDATA;</pre>
251
252
                                                                 mmu_state <= MMU_STATE_T1;</pre>
253
254
255
256
257
258
259
                          260
261
262
263
264
265
                           .NAME
) TIMO (
.clk
                                                                   (clk),
                                                                  (reset),
(tim0_addr),
                                      .reset
266
267
                                      .mem_addr
                                   .mem_uddi
.mem_in
.mem_we
.mem_out
                                                                (mmu_in),
(tim0_we),
(tim0_out)
268
269
270
271
272
273
274
275
276
277
278
279
280
281
                 endmodule
                (* keep_hierarchy = "yes" *)
module vmicrol6_regs # (
parameter CELL_WIDTH = 16,
parameter CELL_DEPTH = 8,
parameter CELL_DEPTH = * clog2(CELL_DEPTH),
parameter CEUL_DEFAULTS = 0,
parameter DEBUG.NAME = "",
parameter CORE_ID = 0
282
                 ) (
                         input clk,
input reset,
// Dual port register reads
input [CELL_SEL_BITS-1:0] rs1, // port 1
output [CELL_WIDTH-1 :0] rd1,
//input [CELL_SEL_BITS-1:0] rs2, // port 2
//output [CELL_WIDTH-1 :0] rd2,
// EX/WB final stage write back
input.
we,
283
284
285
286
287
288
289
290
                           input input [CELL_SEL_BITS-1:0] input [CELL_WIDTH-1:0]
291
292
293
294
295
296
297
                           reg [CELL_WIDTH-1:0] regs [0:CELL_DEPTH-1] /*verilator public_flat*/;
                           // Initialise registers with default values
                          // Intialise registers with default values
// Really only used for special registers used by the soc
// TODD: How to do this on reset?
integer i;
initial
if (CELL_DEFAULTS)
$readmemh(CELL_DEFAULTS, regs);
298
299
300
301
302
303
                                    else
304
305
                                            for(i = 0; i < CELL_DEPTH; i = i + 1)
    regs[i] <= i;</pre>
306
307
308
309
310
                          311
312
```

```
always @(posedge clk)
    if (reset)
        for(i = 0; i < CELL_DEPTH; i = i + 1)
        regs[i] <= i;</pre>
314
315
316
317
318
319
320
                                                             321
322
323
324
325
326
327
                                                 // Perform the write
regs[ws1] <= wd;
end</pre>
                                      assign rd1 = regs[rs1];
//assign rd2 = regs[rs2];
328
                          endmodule
329
330
331
332
333
                         (* keep_hierarchy = "yes" *)
(* dont_touch = "yes" *)
module vmicro16_regs_apb # (
parameter BUS_WIDTH = 16,
parameter CELL_DEPTH = 8
334
335
336
337
                         ) (
                                      input clk,
                                      input crk,

// APB Slave to master interface
input ['clog2(CELL_DEPTH)-1:0] S_PADDR,
input S_PWRITE,
338
339
340
341
342
343
344
                                      input
                                                                                                                                                   S_PSELx,
                                                                                                                                                   S_PENABLE,
                                      input [BUS_WIDTH-1:0]
                                                                                                                                                S_PWDATA,
345
346
347
348
349
                                                                                                                                               S_PRDATA,
S_PREADY
                                      output [BUS_WIDTH-1:0]
                                      output
                                      wire [BUS_WIDTH-1:0] rd1;
350
351
                                      assign S_PRDATA = (S_PSELx & S_PENABLE) ? rd1 : 16'hZZZZ;
assign S_PREADY = (S_PSELx & S_PENABLE) ? 1'b1 : 1'bZ;
assign reg_we = (S_PSELx & S_PENABLE & S_PWRITE);
352
353
354
355
356
357
358
359
                                     always @(*)
  if (reg_we)
   $\display(\$\time, "\t\tREGS_APB[\h] <= \h", S_PADDR, S_PWDATA);</pre>
                                    always @(*)
    `rassert(reg_we == (S_PSELx & S_PENABLE & S_PWRITE))
360
361
362
363
364
365
                                    vmicro16_regs # (
    .CELL_DEPTH(CELL_DEPTH)
) regs_apb (
    .clk (clk),
                                              .reset (reset),
366
367
                                                  .rs1 (S_PADDR),
.rd1 (rd1),
368
369
370
371
372
373
374
375
                                                   //.rs2 (),
//.rd2 (),
                                                                            (reg_we),
(S_PADDR),
                                                   .ws1 (S_PADDR),
.wd (S_PWDATA) // either alu_c or mem_out
376
377
378
379
380
381
                         );
endmodule
                         (*dont_touch="true"*)
(* keep_hierarchy = "yes" *)
module vmicro16_gpio_apb # (
    parameter BUS_WIDTH = 16,
    parameter PORTS = 8
382
383
384
385
386
387
388
                                       input clk,
                                     input clk, input reset, 
// APB Slave to master interface input [0:0] S input S S input [PORTS-1:0] S
389
                                                                                     S_PADDR, /
S_PWRITE,
S_PSELx,
S_PENABLE,
S-1:0] S_PWDATA,
390
391
392
393
394
395
                                                                                                                                                   S_PADDR, // not used (optimised out)
                                      output [PORTS-1:0]
396
397
                                                                                                                                                 S_PRDATA,
                                                                                                                                                S_PREADY,
                                      output reg [PORTS-1:0]
398
                                                                                                                                                gpio
399
                                      assign S_PRDATA = (S_PSELx & S_PENABLE) ? gpio : 16'hZZZZ;
assign S_PREADY = (S_PSELx & S_PENABLE) ? 1'b1 : 1'bZ;
assign ports_we = (S_PSELx & S_PENABLE & S_PWRITE);
400
401
402
403
404
                                    always @(posedge clk)
if (reset)
                                                   if (reset)
    gpio <= 0;
else if (ports_we) begin
    $\display(\text{$\text{$\text{time}}}, \"\text{"\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\exitt{$\exitit{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\exit{$\exit{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\ti
 405
406
407
408
409
410
411
412
                         // Decoder is hard to parameterise as it's very closely linked to the ISA.
(* keep_hierarchy = "yes" *)
module vmicro16_dec # (
parameter INSTR_WIDTH = 16,
parameter INSTR_OP_WIDTH = 5,
parameter INSTR_SR_WIDTH = 3,
parameter ALU_OP_WIDTH = 5
413
414
415
416
417
418
419
                        ) (
 420
                                     //input clk, // not used yet (all combinational)
//input reset, // not used yet (all combinational)
 421
422
423
424
425
426
427
                                      input [INSTR_WIDTH-1:0] instr,
                                    output [INSTR_OP_WIDTH-1:0] opcode,
output [INSTR_RS_WIDTH-1:0] rd,
output [INSTR_RS_WIDTH-1:0] ra,
output [7:0] imm8,
 428
429
```

```
430
                         output [11:0]
output [4:0]
                                                                                        imm12.
 431
432
433
434
435
                         // This can be freely increased without affecting the isa {\tt output\ reg\ [ALU_OP\_WIDTH-1:0]\ alu\_op,}
                         output reg has_imm8,
436
437
                        output reg has_imm8,
output reg has_imm12,
output reg has_we,
output reg has_br,
output reg has_mem,
output reg has_mem_we,
438
439
440
441
442
443
                         output halt
444
                         // TODO: Use to identify bad instruction and
// raise exceptions
//,output is_bad
445
446
447
448
449
                          assign opcode = instr[15:11];
                         assign rd = instr[0:8];

assign ra = instr[0:8];

assign imm1 = instr[7:5];

assign imm12 = instr[1:0];

assign simm5 = instr[4:0];

// Special opcodes

assign halt = (opcode == 'WMICRO16_OP_HALT);
450
451
452
453
454
455
456
457
458
                        459
 460
461
462
463
464
465
                                 `VMICRO16_OP_LW:
`VMICRO16_OP_SW:
                                                                                 alu_op = `VMICRO16_ALU_LW;
alu_op = `VMICRO16_ALU_SW;
                                 'VMICRO16_OP_MOV: alu_op = 'VMICRO16_ALU_MOV;
'VMICRO16_OP_MOVI: alu_op = 'VMICRO16_ALU_MOVI;
'VMICRO16_OP_MOVI_L: alu_op = 'VMICRO16_ALU_MOVI_L;
\frac{466}{467}
468
 469
470
471
472
473
474
475
                                 `VMICRO16_OP_BR:
                                                                               alu_op = `VMICRO16_ALU_BR;
                                 `VMICRO16_OP_BIT: casez (simm5)
   `VMICRO16_OP_BIT_OR: alu_op
                                          ICROIG_OP_BIT: casez (simm5)

'VMICROIG_OP_BIT_OR: alu_op = 'VMICROIG_ALU_BIT_OR;

'VMICROIG_OP_BIT_XOR: alu_op = 'VMICROIG_ALU_BIT_XOR;

'VMICROIG_OP_BIT_AND: alu_op = 'VMICROIG_ALU_BIT_AND;

'VMICROIG_OP_BIT_LSHFT: alu_op = 'VMICROIG_ALU_BIT_NOT;

'VMICROIG_OP_BIT_ESHFT: alu_op = 'VMICROIG_ALU_BIT_RSHFT;

default: alu_op = 'VMICROIG_ALU_BIT_RSHFT;

alu_op = 'VMICROIG_ALU_BIT_RSHFT;

alu_op = 'VMICROIG_ALU_BIT_RSHFT;
476
477
478
479
480
481
482
                                           ICRO16_OP_ARITH_U: casez (simm5)

`VMICRO16_OP_ARITH_UADD: alu_op = `VMICRO16_ALU_ARITH_UADD;

'VMICRO16_OP_ARITH_USUB: alu_op = `VMICRO16_ALU_ARITH_USUB:

'VMICRO16_OP_ARITH_UADDI: alu_op = `VMICRO16_ALU_ARITH_UADDI;

default: alu_op = `VMICRO16_ALU_ARITH_UADDI;
                                  `VMICRO16_OP_ARITH_U:
483
484
485
486
487
488
489
                                 `VMICRO16_OP_ARITH_S: casez (simm5)

'VMICRO16_OP_ARITH_SADD: alu_op = 'VMICRO16_ALU_ARITH_SADD;
'VMICRO16_OP_ARITH_SSUB: alu_op = 'VMICRO16_ALU_ARITH_SSUB;
'VMICRO16_OP_ARITH_SSUBI: alu_op = 'VMICRO16_ALU_ARITH_SSUB;
default: alu_op = 'VMICRO16_ALU_ARITH_SSUB;
490
491
492
493
494
495
496
497
                                 default: begin
   alu_op = `VMICRO16_ALU_NOP;
   $display($time, "\tDEC: unknown opcode: %h ... NOPPING", opcode);
498
                         499
500
501
502
503
504
                                    VMICRO16_OP_MOVI_L,
505
                                    VMICRO16_OP_ARITH_U,
506
507
508
509
510
511
                                    VMICRO16_OP_ARITH_S,
                          VMICRO16_DP_ARTIN

VMICRO16_DP_CMP,

VMICRO16_DP_SETC:
default:
endcase
512
513
                          // Contains 8-bit immediate
                         always @(*) case (opcode)
   `VMICRO16_OP_MOVI,
514
515
                                  `VMICRO16_OP_CMP:
                                                                                       has imm8 = 1'b1:
516
517
518
519
                                                                                        has_imm8 = 1'b0;
                         520
521
522
523
524
525
526
527
528
529
                         // Will branch the pc
always @(*) case (opcode)
    'WMICRO16_OP_BR: has_br = 1'b1;
    Asfault: has_br = 1'b0;
530
                         // Requires external memory
always @(*) case (opcode)
`VMICRO16_OP_LW,
`VMICRO16_OP_SW: has
531
532
533
534
535
                                                                             has_mem = 1'b1;
has_mem = 1'b0;
                                   default:
536
537
                         endcase
                         538
539
540
541
542
                          endcase
                endmodule
543
544
                (* keep_hierarchy = "yes" *)
```

```
module vmicro16_alu # (
    parameter OP_WIDTH = 5,
    parameter DATA_WIDTH = 16
546
547
548
549
550
551
                           // input clk, // TODO: make clocked
                           input [OP_WIDTH-1:0] op,
input [DATA_WIDTH-1:0] a, // rs1/dst
input [DATA_WIDTH-1:0] b, // rs2
output reg [DATA_WIDTH-1:0] c
552
553
554
555
556
557
558
559
                           always @(*) case (op)

// branch/nop, output nothing

'WMICRO16_ALU_BR,

'WMICRO16_ALU_NOP: c
                                                                                        c = 0;
560
561
                                      // load/store addresses (use value in rd2)
                                     // load/store addresse

'VMICRO16_ALU_LW,

'VMICRO16_ALU_SW:

// bitwise operations

'VMICRO16_ALU_BIT_OR:
562
563
564
565
566
567
568
569
                                    570
571
572
573
574
                                     `VMICRO16_ALU_MOV:
`VMICRO16_ALU_MOVI:
`VMICRO16_ALU_MOVI_L:
                                                                                                       c = b;
c = b;
c = b;
575
                                     `VMICRO16_ALU_ARITH_UADD: c = a + b;
'VMICRO16_ALU_ARITH_USUB: c = a - b;
// TODO: ALU should have simm5 as input
'VMICRO16_ALU_ARITH_UADDI: c = a + b;
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
                                     `VMICRO16_ALU_ARITH_SADD: c = $signed(a) + $signed(b);
'VMICRO16_ALU_ARITH_SSUB: c = $signed(a) - $signed(b);
// TODO: ALU should have simm5 as input
                                        VMICRO16_ALU_ARITH_SSUBI: c = $signed(a) + $signed(b);
                                      // TODO: Parameterise
default: begin
    $display($time, "\tALU: unknown op: %h", op);
    c = 16'h0000;
                           endcase
591
592
                  endmodule
593
                  (*dont_touch="true"*)
(* Keep_hierarchy = "yes" *)
module vmicro16_core # (
    parameter MEM_INSTR_DEPTH = 64,
    parameter MEM_SCRATCH_DEPTH = 64,
593
594
595
596
597
598
                            parameter MEM_WIDTH
599
                                                                                              = 16.
                parameter CORE_ID
600
601
602
603
604
605
                                                                                                = 0
                                                         reset,
                           input
                           output [7:0] dbug_pc,
606
607
                           // APB master to slave interface (apb_intercon)
output [MEM_WIDTH-1:0] w_PADDR,
output w_PWRITE,
output w_PSELx,
608
609
610
611
                                                                                                w_PADDR,
w_PWRITE,
w_PSELx,
w_PENABLE,
612
                            output
                            output [MEM_WIDTH-1:0]
613
                                                                                                 w_PWDATA,
                           input
input
614
                                               [MEM_WIDTH-1:0]
                                                                                                w_PRDATA,
615
                                                                                                w_PREADY
616
617
618
619
                  );
                           localparam STATE_IF = 0;
localparam STATE_R1 = 1;
localparam STATE_R2 = 2;
localparam STATE_ME = 3;
localparam STATE_WB = 4;
reg [2:0] r_state = STATE_IF;
620
621
622
623
624
625
626
627
                           reg [15:0] r_pc = 16'h0000;
reg [15:0] r_instr = 16'h0000;
wire [15:0] w_mem_instr_out;
                           assign dbug_pc = r_pc[7:0];
628
                          wire [4:0] r_instr_opcode;
wire [4:0] r_instr_alu_op;
wire [2:0] r_instr_rsd;
wire [2:0] r_instr_rsd;
reg [15:0] r_instr_rdd = 0;
reg [15:0] r_instr_rda = 0;
wire [7:0] r_instr_imm8;
wire [4:0] r_instr_simm6;
wire r_instr_has_imm8;
wire r_instr_has_me;
wire r_instr_has_me;
wire r_instr_has_me;
wire r_instr_has_mem,
wire r_instr_has_mem,
wire r_instr_has_mem,
wire r_instr_has_mem,
wire r_instr_has_mem,
wire r_instr_has_mem,
wire r_instr_hat;
629
630
631
632
633
634
635
636
637
638
639
640
641
642
643 \\ 644
                           wire
                                                        r_instr_halt;
645
                           wire [15:0] r_alu_out;
646
                           wire [15:0] r_mem_scratch_addr = r_alu_out + r_instr_simm5;
wire [15:0] r_mem_scratch_in = r_instr_rdd;
wire [15:0] r_mem_scratch_out;
wire r_mem_scratch_we = r_instr_has_mem_we && (r_state == STATE_ME);
reg r_mem_scratch_req = 0;
647
648
649
650
651
                           reg
wire
652
653
                                                         r_mem_scratch_busy;
                           reg [2:0] r_reg_rs1 = 0;
wire [15:0] r_reg_rd1;
//wire [15:0] r_reg_rd2;
wire [15:0] r_reg_wd = (r_instr_has_mem) ? r_mem_scratch_out : 1
wire r_reg_we = r_instr_has_we && (r_state == STATE_WB);
654
655
656
657
658
                                                                                                                                                                                  : r_alu_out;
659
                           // 2 cycle register fetch always @(*) begin
660
661
```

```
r_reg_rs1 = 0;
if (r_state == STATE_R1)
    r_reg_rs1 = r_instr_rsd;
else if (r_state == STATE_R2)
    r_reg_rs1 = r_instr_rsa;
662
663
664
665
666
667
668
669
670
671
672
673
674
675
                                        r_reg_rs1 = 3'h0;
                        // cpu state machine
always @(posedge clk)
    if (reset) begin
                                        676
677
678
679
680
681
682
683
684
685
686
687
688
689
690
                               if (r_pc < (MEM_INSTR_DEPTH-1))
    r_pc <= r_pc + 1;</pre>
                                                  $display($time, "\tC%O2h: PC: %h", CORE_ID, r_pc);
$display($time, "\tC%O2h: INSTR: %h", CORE_ID, w_mem_instr_out);
                                                 r_state <= STATE_R1;
691
692
693
694
695
696
697
698
                                         end
else if (r_state == STATE_R1) begin
    r_instr_rdd <= r_reg_rd1;
    r_state <= STATE_R2;</pre>
                                        end
else if (r_state == STATE_R2) begin
                                                 if (r_instr_has_imm8)
    r_instr_rda <= r_instr_imm8;</pre>
else
                                                          r_instr_rda <= r_reg_rd1;
                                                 if (r_instr_has_mem) begin
r state <= STATE_ME;</pre>
                                                           r_state
// Pulse req
                                                           r_mem_scratch_req <= 1;
                                                  end else
                                                         r_state <= STATE_WB;
                                        end
else if (r_state == STATE_ME) begin
// Pulse req
r_mem_scratch_req <= 0;
// Wait for MMU to finish
if (!r_mem_scratch_busy)</pre>
                                                         r_state <= STATE_WB;
                                        end
else if (r_state == STATE_WB) begin
    r_state <= STATE_IF;
end</pre>
                                end
                        // Instruction ROM
(* keep_hierarchy = "yes" *)
vmicro16_bram # (
.MEM_WIDTH (16),
.MEM_DEPTH (MEM_INST
.CORE_ID (CORE_ID)
.NAME ("INSTR_N)
) mem instr (
                                                                  (MEM_INSTR_DEPTH),
(CORE_ID),
("INSTR_MEM")
                        ) mem_instr (
                                                                   (clk),
                                 .clk
                                 .reset
// port 1
.mem_addr
.mem_in
                                                                   (reset),
                                                                  (r_pc),
(16'h0000),
(1'b0), // ROM
(w_mem_instr_out)
                                  .mem_we
                                 .mem_out
                        );
                         // MMU
                        // MMU
(* keep_hierarchy = "yes" *)
wmicrofo_core_mmu # (
.MEM_WIDTH (16),
.MEM_DEPTH (MEM_SCAR
.ADDR_TIMO_S (16'h00),
.ADDR_TIMO_E (16'h3F),
                                                                  (16),
(MEM_SCRATCH_DEPTH),
(16'h00),
                                 .CORE_ID
                                                                   (CORE_ID)
                               mmu (
.clk .reset
.req
.busy
// port 1
.mmu_addr
.mmu_in
.mmu_we
.mmu_out
// APB maste
.M_PADDR
.M_PWRITE
                                                                  (clk),
(reset),
(r_mem_scratch_req),
(r_mem_scratch_busy),
                                                                   (r mem scratch addr).
                                                                  (r_mem_scratch_addr)
(r_mem_scratch_in),
(r_mem_scratch_we),
(r_mem_scratch_out),
r to slave
(w_PADDR),
(r_mem_scratch_out)
                                 .M_PWRITE
.M_PSELx
                                                                   (w_PWRITE),
(w_PSELx),
                                                                   (w_PENABLE),
                                  .M_PENABLE
                                                                  (w_PWDATA),
(w_PRDATA),
(w_PREADY)
                                  .M PWDATA
                                  .M PRDATA
                                 .M_PREADY
                        // Instruction decoder
                        (* keep_hierarchy = "yes" *)
vmicro16_dec dec (
                                cro16_dec dec (
// input
.instr
// output async
.opcode
.rd
                                                                  (r_instr),
                                                                   (r_instr_rsd),
                                  .ra
.imm8
                                                                   (r_instr_rsa),
(r_instr_imm8),
                                 .imm12
```

```
(r_instr_simm5),
(r_instr_alu_op),
(r_instr_has_imm8),
(r_instr_has_we),
(r_instr_has_br),
                                     .simm5
778
779
780
781
782
783
784
785
786
787
788
789
790
791
792
793
794
795
796
797
798
800
801
802
803
804
805
806
807
                                      .alu_op
.has_imm8
.has_we
.has_br
                                                                          (r_instr_has_mem),
(r_instr_has_mem_we),
()
                                     .has_mem
                                     .has_mem_we
                                     .halt
                          .CORE_ID (CORE_ID)
) regs (
.clk (clk),
.reset (reset),
// async port 0
.rsi (r_reg_rsi),
.rdi (r_reg_rdi),
// async port 1
//.rs2 (),
// write port
.we (r_reg_we),
                                    .we
.ws1
.wd
                                                                 (r_reg_we),
(r_instr_rsd),
(r_reg_wd)
                          );
                          808
809
810
811
812
813
814
                                                                  (r_alu_out)
                                    . с
                          );
815
816
                 endmodule
```

vmicro16_soc.v

```
`include "vmicro16_soc_config.v"
              (*dont_touch="true"*)
              (**keep_hierarchy = "yes" *)
module vmicro16_soc (
   input clk,
   input reset,
10
11
12
13
14
15
                      //input uart_rx,
                      output ['APB_GPI00_PINS-1:0]
output ['APB_GPI01_PINS-1:0]
output ['APB_GPI02_PINS-1:0]
                                                                                           uart_tx,
                                                                                           gpio0,
gpio1,
gpio2,
output reg [7:0]
output [7:0]
             );
                      initial dbug0 = 0;
                      always @(posedge clk)
dbug0 <= dbug0 + 1;
                      M_PRDATA; // input to intercon
M_PREADY; // input
                      // Master apb interfaces
(*dont_touch="true"*) wire ['CORES*'APB_WIDTH-1:0] w_PADDR;
(*dont_touch="true"*) wire ['CORES-1:0] w_PSEIE;
(*dont_touch="true"*) wire ['CORES-1:0] w_PSEIE;
(*dont_touch="true"*) wire ['CORES-1:0] w_PENABLE
(*dont_touch="true"*) wire ['CORES-1:0] w_PDDTATA;
(*dont_touch="true"*) wire ['CORES-1:0] w_PDDTATA;
(*dont_touch="true"*) wire ['CORES-1:0] w_PREADY;
                                                                                                                                     w PENABLE:
                    (*dont_touch="true"*)
                               // shared bus
.M_PADDR (M_PADDR),
.M_PWRITE (M_PWRITE),
.M_PSELX (M_PSELX),
.M_PENABLE (M_PENABLE),
.M_PWDATA (M_PWDATA),
.M_PRDATA (M_PRDATA),
.M_PREADY (M_PREADY)
                              .M_PREADY
```

```
(*dont_touch="true"*)
(* keep_hierarchy = "yes" *)
vmicro16_gpio_apb # (
.BUS_WIDH ( 'APB_WIDTH),
.PORTS ( 'APB_GPIOO_PINS)
) gpio0_apb (
.clk (clk).
                                                                                        clk (clk),
reset (reset),
// apb slave to master interface
.S.PADDR (M.PADDR),
S.PWRITE (M.PWRITE),
S.PSELX (M.PSELX[APB_PSELX_GPI00]),
S.PEDATA (M.PWDATA),
S.PDATA (M.PMDATA),
S.PRDATA (M.PRDATA),
.S.PRDATA (M.PRDATA),

                                                                                           .clk
                                                                                                                                                                 (clk).
                                                                                      .S_PRDATA
.S_PREADY
.gpio
                                                               // GPI01 for Seven segment displays (16 pin)
(*dont_touch="true"*)
(* keep_hierarchy = "yes" *)
vmicro16_gpio_apb # (
    .UUS_WIDTH (`APB_WIDTH),
    .PDRTS (`APB_GPI01_PINS)
) gpio1_apb (
    .clk (clk),
    .reset (reset),
// apb slave to master interface
    .S_PADDR (M_PADDR),
    .S_PWRITE (M_PWRITE).
                                                                                         .S_PADDR
.S_PWRITE
.S_PSELx
.S_PENABLE
.S_PWDATA
.S_PRDATA
.S_PREADY
                                                                                                                                                              (M_PADDR),
(M_PWRITE),
(M_PSELx[^APB_PSELX_GPI01]),
(M_PENABLE),
(M_PUDATA),
(M_PRDATA),
(M_PREADY),
                                                             .s_PREA
.gpio
);
104
105
                                                                                                                                                               (gpio1)
106
107
108
109
110
111
                                                           );

// GPIO2 for Seven segment displays (8 pin)

(*dont_touch="true"*)
(* keep_hierarchy = "yes" *)

vmicro16_gpio_apb # (

.BUS_wIDITH ('APB_WIDTH),
.PORTS ('APB_GPIO2_PINS)
) gpio2_apb (
.clk (clk),
.reset (reset),
// apb slave to master interface
.S.PADDR (M_PADDR),
.S.PWBLTE (M_PWBLTE),
.S.PSELX (M_PSELX['APB_PSELX_GPIO2]),
.S.PENABLE (M_PEMABLE),
.S.PWDATA (M_PWDATA),
.S.PRDATA (M_PRDATA),
.S.PREADY (M_PREADY),
.gpio (gpio2)
);
 112
 113
 114
 115
 116
117
118
 119
 120
121
 122
122
123
124
125
                                                             .J_PRE
.gpio
);
126
127
128
                                                               (*dont_touch="true"*)
 129
 130
131
132
133
134
135
 136
137
138
139
140
141
142
143
 144
                                                                ):
 145
                                                                (*dont_touch="true"*)
(* keep_hierarchy = "yes" *)
vmicrofe_regs_apb # (
    .BUS_WIDTH ( APB_WIDTH),
    .CELL_DEPTH (8)
   146
147
148
149
 150
151
                                                                  ) regs1_apb (
.clk
                                                                                   .clk (clk),
.reset (reset),
// apb slave to master interface
.S.PADDR (M.PADDR),
.S.PWRITE (M.PWRITE),
.S.PSELX (M.PSELK['APB_PSELX_REGSO]),
.S.PENABLE (M.PENABLE),
.S.PUBATA (M.PWDATA),
.S.PREADY (M.PREADY)
                                                                                                                                                          (clk),
152
153
154
155
156
157
158
159
 160
161
162
163
164
165
166
167
                                                                    (*dont_touch="true"*)
                                                                (* keep_hierarchy = "yes" *)
vmicro16_bram_apb # (
    .MEM_WIDTH ('APB_WIDTH),
    .MEM_DEPTH ('APB_BRAMO_CELLS)
                                                        .nu...
.MEM_DEPTH ( n._.
) bram_apb (
.clk (clk),
.reset (reset),
// apb slave to master interface
.S.PADDR (M.PADDR),
.S.PWRITE (M.PWRITE),
.S.PSELX (M.PSELX[*APB_PSELX_BRAMO]),
...
(M.PEMABLE),
 168
169
170
171
172
173
174
175
176
177
178
179
180
                                                                                           S_PENABLE (M_PENABLE),
S_PWDATA (M_PWDATA),
S_PRDATA (M_PRDATA),
S_PREADY (M_PREADY)
                                                                );
 181
                                                                  generate for(i = 0; i < `CORES; i = i + 1) begin : cores</pre>
183
```

```
185
186
187
188
189
                                 .reset
190
                                 .\,\mathtt{dbug\_pc}
                                                     (dbug1),
191
                                 .w PADDR
192
                                                     (w PADDR
                                                                        [`APB_WIDTH*i +: `APB_WIDTH] ),
                                                                        ['APB_WIDTH*i +: 'APB_WIDTH]),
[i] ),
[i] ),
[i] ),
[i] ),
['APB_WIDTH*i +: 'APB_WIDTH]),
['APB_WIDTH*i +: 'APB_WIDTH]),
                                 .w_PWRITE
.w_PSELx
.w_PENABLE
.w_PWDATA
                                                     (w_PWRITE
(w_PSELx
(w_PENABLE
(w_PWDATA
193
194
195
196
197
                                                     (w_PRDATA
                                 .w_PRDATA
                                                     (w PREADY
                                                                        Γil
198
                  );
end
                                 .w PREADY
199
200
201
202
203
            endmodule
```

vmicro16_isa.v

```
// Vmicro16 multi-core instruction set

// TODD: Remove NOP by making a register write/read always 0

'define VMICRO16, DP_NUP 5'b00000

'define VMICRO16, DP_LW 5'b00001

'define VMICRO16, DP_SW 5'b00001

'define VMICRO16, DP_BIT 5'b00010

'define VMICRO16, DP_BIT 7 5'b00010

'define VMICRO16, DP_BIT, NOT 5'b00001

'define VMICRO16, DP_BIT, NOT 5'b00010

'define VMICRO16, DP_BIT, NOT 5'b00010

'define VMICRO16, DP_BIT, NOT 5'b00010

'define VMICRO16, DP_BIT, MOT 5'b00101

'define VMICRO16, DP_BIT, MOT 5'b00101

'define VMICRO16, DP_MOV 5'b00101

'define VMICRO16, DP_ARITH, UF 5'b00100

'define VMICRO16, DP_ARITH, UF 5'b00101

'define VMICRO16, DP_ARITH, UF 5'b00100

'define VMICRO16, DP_ARITH, UF 5'b00101

'define VMICRO16, DP_BRITH, UF 5'b00111

'define VMICRO16, DP_BRITH, UF 5'b00111

'define VMICRO16, DP_BRITH, UF 5'b00111

'define VMICRO16, DP_BR, UF S'b0000

'define VMICRO16, DP_BR, UF S'b00001

'define VMICRO16, UF SETC S'b01001

'define VMICRO16, UF
                                                                                                                                     // Vmicro16 multi-core instruction set
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
                                                                                                                  // microcode operations

'define VMICRO16_ALU_BIT_OR 5'h00

'define VMICRO16_ALU_BIT_XOR 5'h01

'define VMICRO16_ALU_BIT_XOR 5'h01

'define VMICRO16_ALU_BIT_XOR 5'h01

'define VMICRO16_ALU_BIT_XOR 5'h03

'define VMICRO16_ALU_BIT_NOT 5'h03

'define VMICRO16_ALU_BIT_RSHFT 5'h04

'define VMICRO16_ALU_BIT_RSHFT 5'h05

'define VMICRO16_ALU_BIT_RSHFT 5'h05

'define VMICRO16_ALU_LW 5'h06

'define VMICRO16_ALU_LW 5'h06

'define VMICRO16_ALU_MOV 5'h09

'define VMICRO16_ALU_MOV 5'h09

'define VMICRO16_ALU_MOV 5'h09

'define VMICRO16_ALU_MOV 5'h00

'define VMICRO16_ALU_ARITH_USUB 5'h06

'define VMICRO16_ALU_ARITH_USUB 5'h06

'define VMICRO16_ALU_ARITH_SSUB 5'h06

'define VMICRO16_ALU_BR_TH 5'h05

'define VMICRO16_ALU_BR_TH 5'h15

'define VMICRO16_ALU_BR_ 5'h11

'define VMICRO16_ALU_BR_ 5'h11

'define VMICRO16_ALU_BR_ 5'h15

'define VMICRO16_ALU_BR_ 5'h16

'defi
                                                                                                                                     // microcode operations
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
70
71
                                                                                                                                                 define VMICRO16_ALU_BAD
```