Multi-core RISC SoC Design & Implementation

Demonstration Viva

Ben Lancaster

201280376 ELEC5881M - Main Project

July 22, 2019

Quick Links

Main Project

B. Lancaster

Introductio

Top Leve Design

Multi-core Functionality

Results

Conclusion

• GitHub repository: https://github.com/bendl/vmicro16

• Full Report: https://github.com/bendl/vmicro16/blob/master/docs/reports/build/ELEC5881M_Ben_Lancaster_201280376_Final.pdf

• This presentation: https://github.com/bendl/vmicro16/blob/master/docs/reports/build/ELEC5881M_Ben_Lancaster_201280376_viva.pdf

About me: https://bendl.me/

Main Project

B. Lancaster

Introduction

Why a project on CPUs? Why Multi-core?

Why RISC?

Top Level Design

Overview

Memory Map Interconnect

ISA

Interrupts

Multi-core Functionality

HW/SW Requirements

Context Identification **Atomics**

Design Challenges

Results

Summation

Per-core Memory VS Global Memory for instructions

Conclusion

Accomplishments **Future Improvements**

0.8A

Main Project

B. Lancaster

Introduction Why a project on

CPUs? Why Multi-core? Why RISC?

Top Leve Design

Multi-core Functionality

Results

Conclusion

Introduction
Why a project on CPUs?
Why Multi-core?
Why RISC?

2 Top Level Design

Multi-core Functionality

4 Results

Why a project on CPUs?

Main Project

B. Lancaster

Why a project on CPUs?

Why Multi-core? Why RISC?

Top Leve Design

Multi-core Functionalit

Results

Conclusion

 CPUs will be used for the rest of humanity 1000s of years

- Understand design constraints and considerations
 Be a better engineer
- Prepare myself for future employment/work

Why Multi-core?

Main Project

B. Lancaster

Why a project or CPUs?

Why Multi-core? Why RISC?

Top Leve Design

Multi-core Functionalit

Results

Conclusion

• Rate of single-core speed improvements slowing
Pipelining, register renaming, branch predictions, OoOE, clock speeds

- Future of computing = parallel
 - Identifying parallel opportunities
 - Massively parallel (NoC's)
 - Higher throughput

Why RISC?

Main Project

B. Lancaster

Introduction
Why a project on
CPUs?
Why Multi-core?

Why RISC?

Top Leve Design

Multi-core Functionalit

- unotionam

Results

- Easier design & impl
- Smaller = fit more cores on a chip
- FPGA size limitations
- Previous experience + future work
- I'm a RISC purist

Introduction

Main Project

B. Lancaster

Introduction

Top Level

Design

Memory Map

Interconnect

Interrupts

Function

Results

Conclusion

2 Top Level Design

Overview Memory Map Interconnect ISA Interrupts

3 Multi-core Functionality

4 Results

Main Project

B. Lancaster

Introductio

Top Leve Design

Memory Map Interconnect ISA

Interrupts

Function

Conclusion

What this project produces:

System-on-Chip with multi-processor functionality
 Tested on FPGA hardware with 1-96 CPU cores.

Main Project

B. Lancaster

Introductio

Overview
Memory Map
Interconnect
ISA

Multi-core

Results

Conclusion

What this project produces:

- System-on-Chip with multi-processor functionality
 Tested on FPGA hardware with 1-96 CPU cores.
- Custom 16-bit RISC CPU
 With interrupts and its own Instruction Set Architecture (ISA).

Main Project

B. Lancaster

What this project produces:

- System-on-Chip with multi-processor functionality Tested on FPGA hardware with 1-96 CPU cores
- Custom 16-bit RISC CPU With interrupts and its own Instruction Set Architecture (ISA).
- Software/Assembly compiler PRCO304 programming language/Intel assembly syntax.

Main Project

B. Lancaster

Introductio

Design
Overview
Memory Map
Interconnect
ISA

Interrupts

Results

Conclusion

What this project produces:

- System-on-Chip with multi-processor functionality
 Tested on FPGA hardware with 1-96 CPU cores.
- Custom 16-bit RISC CPU
 With interrupts and its own Instruction Set Architecture (ISA).
- Software/Assembly compiler
 PRCO304 programming language/Intel assembly syntax.
- Aimed at Design Engineers, not end users
 Project is provided as source code/design files for Design Engineers to customise and implement in hardware themselves.

Top Level Hierarchy

Main Project

B. Lancaster

Introduction

Top Level

Overview

Memory Map

Interconnect


Interrupts

Multi-core

Results



Memory Map



- Shared Memory with Global Monitor
- Timer with Interrupt
- Per-core Interrupt Vector and Mask
- Shared Register Set
- UART Transceiver
- Multiple GPIO ports
- Per-core scratch memory
- Per-core Special Registers
- Customisable by designers

Interconnect

Main Project

B. Lancaster

Introductio

Top Level

Overview Memory Map

Interconnect

ISA

Interrupts

Function

Results

- AMBA APB Bus
- Tristate & Non-tristate (mux) impl
- Originally Wishbone, now APB
- AHB too complex (limited time)
- Various schedulers




Figure: Vmicro16 interconnect

Interconnect Schematic

Main Project

B. Lancaster

Introduction

Top Leve

Overview

Memory Map

Interconnect

ISA Interrupts

Multi-core

Regulto




Figure: Source: ARM AHB-Lite Protocol Specification Figure 4-2.

Instruction Set Architecture

Main Project

B. Lancaster

Introductio

Top Level

Overview

Memory N

Intercon

Interrupts

Multi-core Functiona

Results

- + 16-bits, 38 instructions
- + Simple load/store arch
- + (Un)signed instructions
- + Compact
- + Optional hardware multiply instruction
- Only 8 registers
- No good compiler support

	15-11	10-8	7-5	4-0	rd ra simm5
	15-11	10-8	7-0		rd imm8
	15-11	10-0			nop
	15	14:12 11:0			extended immediate
SPCL	00000	11 bits			NOP
SPCL	00000	11h'000			NOP
SPCL	00000	11h'001			HALT
SPCL	00000	11h'002			Return from interrupt
LW	00001	Rd	Ra	s5	Rd <= RAM[Ra+s5]
SW	00010	Rd	Ra	s5	RAM[Ra+s5] <= Rd
BIT	00011	Rd	Ra	s5	bitwise operations
BIT_OR	00011	Rd	Ra	00000	Rd <= Rd Ra
BIT_XOR	00011	Rd	Ra	00001	Rd <= Rd ^ Ra
BIT_AND	00011	Rd	Ra	00010	Rd <= Rd & Ra
BIT_NOT	00011	Rd	Ra	00011	Rd <= ~Ra
BIT_LSHFT	00011	Rd	Ra	00100	Rd <= Rd << Ra
BIT_RSHFT	00011	Rd	Ra	00101	Rd <= Rd >> Ra
MOV	00100	Rd	Ra	Х	Rd <= Ra
MOVI	00101	Rd	18		Rd <= i8
ARITH_U	00110	Rd	Ra	s 5	unsigned arithmetic
ARITH_UADD	00110	Rd	Ra	11111	Rd <= uRd + uRa
ARITH_USUB	00110	Rd	Ra	10000	Rd <= uRd - uRa
ARITH UADDI	00110	Rd	Ra	OAAAA	Rd <= uRd + Ra + AAAA
ARITH_S	00111	Rd	Ra	s5	signed arithmetic
ARITH_SADD	00111	Rd	Ra	11111	Rd <= sRd + sRa
ARITH_SSUB	00111	Rd	Ra	10000	Rd <= sRd - sRa
ARITH_SSUBI	00111	Rd	Ra	OAAAA	Rd <= sRd - sRa + AAAA
BR	01000	Rd	i8		conditional branch
BR_U	01000	Rd	0000 0000		Any
BR E	01000	Rd	0000 0001		Z=1
BR NE	01000	Rd	0000 0010		Z=0
BR G	01000	Rd	0000 0011		Z=0 and S=0
BR GE	01000	Rd			S=O
BR L	01000	Rd			S != O
BR LE	01000	Rd			Z=1 or (S = O)
BR S	01000	Rd			S=1
BR NS	01000	Rd	0000 1000		S=0
CMP	01001	Rd		X	SZO <= CMP(Rd, Ra)
SETC	01010	Rd		m8	Rd <= (Imm8 _f_SZO) ? 1 : 0
MULT	01011	Rd		x	Rd <= uRd * uRa
HALT	01100		X		
10041	01100				
IMEV	01101	04	D-	-5	Del de Data(De Legal
LWEX	01101	Rd	Ra	s5	Rd <= RAM[Ra+s5]
SWEX	01110	Rd	Ra	s5	RAM[Ra+s5] <= Rd Rd <= 0 1 if success

Main Project

B. Lancaster

Introduction

Top Level Design Overview

Memory Map

Interconnect

. . . .

Interrupts

Functionality

nesuits

Conclusion

SW Example

Interrupts

Main Project


B. Lancaster

Overview

Memory Man

ISA

Interrupts



Demo: 2 Core LED toggle (GPIO0) with TIMR0 1s interrupt (interrupts_2.s)

Timer Interrupt Example



Figure: TIMR0 1us interrupt with context switching

Timer Peripheral Registers

Main Project

B. Lancaster

Introductio

Top Leve Design

Overview Memory Ma

Interconnect

ISA Interrupts

Multi-core

- ...

Results

Conclusion




Figure: t = 20ns * load * prescaler

Resolution (32-bit timer): 20ns to 85s.

Examples:

- For 1us: Load = 0x32, Prescaler = 0 (20ns * 0x32 = 1000ns)
- For 1s: Load = 0x1000, Prescaler = 0x3000 (demo)
 (20ns * 0x1000 * 0x3000 = approx. 1s)

Main Project

B. Lancaster

Introduction

Top Leve Design

Multi-core Functionality

Context Identification
Atomics
Design Challenges

Deerlie

Conclusion

Introduction

2 Top Level Design

3 Multi-core Functionality HW/SW Requirements Context Identification Atomics Design Challenges

4 Results

Main Project

B. Lancaster

HW/SW

Requirements

Design Challenges

Hardware:

 Bus Arbitration (scheduling: priority, rotating, etc.)

Main Project

B. Lancaster

Introduction

Design

Functionalit

HW/SW Requirements Context Identificati

Atomics
Design Challenges

Regulte

Conclusion

Hardware:

- Bus Arbitration (scheduling: priority, rotating, etc.)
- Atomic functions
 (atomic versions of load/store to prevent race conditions)

Main Project

B. Lancaster

Introduction

Design

Functionalit

HW/SW Requirements

Context Identification
Atomics
Design Challenges

Design Challer

Results

Conclusion

Hardware:

Bus Arbitration

(scheduling: priority, rotating, etc.)

- Atomic functions

 (atomic versions of load/store to prevent race conditions)
- Per-core instruction memory

Main Project

B. Lancaster

Introduction

Design

Functionali

HW/SW Requirements

Context Identification Atomics

Design Challenges

Results

Conclusion

Hardware:

- Bus Arbitration
 (scheduling: priority, rotating, etc.)
 - Atomic functions
 (atomic versions of load/store to prevent race conditions)
 - Per-core instruction memory
 - Per-core context-switching for interrupt handling

Main Project

B. Lancaster

Introduction

Top Leve Design

Functionali

HW/SW Requirements

Atomics

Design Challenges

Desults

Conclusion

Hardware:

- Bus Arbitration (scheduling: priority, rotating, etc.)
- Atomic functions
 (atomic versions of load/store to prevent race conditions)
- Per-core instruction memory
- Per-core context-switching for interrupt handling

Software:

Semaphores/Mutexes
 (exclusive memory access)

Main Project

B. Lancaster

Introduction

Top Leve Design

Functionali

HW/SW Requirements

Context Identification Atomics

Describe

Conclusion

Hardware:

- Bus Arbitration (scheduling: priority, rotating, etc.)
- Atomic functions
 (atomic versions of load/store to prevent race conditions)
- Per-core instruction memory
- Per-core context-switching for interrupt handling

- Semaphores/Mutexes
 (exclusive memory access)
- Thread synchronisation (memory barriers)

Main Project

B. Lancaster

Introductio

Design

Multi-core Functionali

HW/SW Requirements

Context Identification Atomics

Dogulto

Conclusion

Hardware:

- Bus Arbitration (scheduling: priority, rotating, etc.)
- Atomic functions
 (atomic versions of load/store to prevent race conditions)
- Per-core instruction memory
- Per-core context-switching for interrupt handling

- Semaphores/Mutexes
 (exclusive memory access)
- Thread synchronisation (memory barriers)
- Context identification
 What core am I?
 How many cores?
 How much memory?

Context Identification

Main Project

B. Lancaster

Introduction

Top Leve Design

Functionalit

HW/SW Requirements

Context Identification

Design Challenges

Results

Conclusion




Figure: Special Registers 0x0080 to 0x008F

```
entry:
    // get core idx 0x80 in r7
    movi
             r7. #0x80
    l w
             r7, r7
       Branch away if not core 0
    cmp
             r7. r0
    movi
            ro, exit
    br
             ro. BR_NE
    // Core 0 only instructions
    nop
    nop
    nop
exit:
    halt
```

Atomic Instructions

Main Project

B. Lancaster

Introduction

Top Leve Design

Functionalit

Requirements
Context Identificatio

Atomics
Design Challenges

_ ...

- Enables semaphores, mutexes, memory barriers
- Prevent race conditions between threads/cores
- LW[EX] and SW[EX]
- Implementation in next slide

```
try_inc:
    // load and lock
    // (if not already locked)
    lwex
            r0. r1
    // do something
    // (i.e. add 1 (semaphore))
    addi
            r0, #0x01
    // attempt store
            r0. r1
    swex
      check success (== 0)
            r0. r3
    cmp
    // if not equal (NE), retry
    movi
            r4, try_inc
            r4, BR_NE
    br
critical:
    // r0 is latest value
```

Exclusive Access Flow Chart

Main Project

B. Lancaster

Introduction

Top Leve Design

Multi-core


Functional HW/SW

Requirements

Atomics

Design Challenges

Results



HW - How do I know which core this lwex/swex is from?

Main Project

B. Lancaster

Introduction

Top Leve Design

Multi-core


HW/SW Requirements

Context Identifica


Atomics
Design Challenges

. .

Conclusion



The Core Idx is sent with each MMU request to the shared bus.



PADDR*NUMCORES-1:0 interconnect input.

Exclusive Access

```
Shared Memory (bram ex apb)
                                                        -- APB S PWRITE-
                                                                                                              S_PWRITI
Main Project
                mutex claim:
                    // load and lock
                                                        - APB_S_PWDATA-
                                                                                                              DATA[15:0]
B. Lancaster
                    // (if not already locked)
                                                        --- APB S PADDR--
                                                                        LWEX
                                                                                 CORE ID
                                                                                                             ADDR[15:0]
                              r0. r1
                    // do something
                    // (i.e. add 1 (semaphore))
                    addi
                              r0, #0x01
                    // attempt store
                              r0 r1
                     swex
                                                                                                                              (c)
                                                                                                                CORE ID MATCH
                    // check success (== 0)
HW/SW
                                                                                              we addr data
                    cmp
                              r0. r3
                    // if not equal (NE), retry
Atomice
                    mowi
                              r4. mutex_claim
Design Challenges
                                                                                                                         SWEX
                    br
                              r4. BR NE
                                                                                                                         Successe
                                                                                     64
                                                                                                         64
                                                                                                                                  -mem out-->
                                                                                   [2:0]
                                                                                                     [15:0]
                                                                                                                         UNIA
                critical:
                                                                               ex flags
                                                                                                      bram
                    nop
```

Figure: HW impl

Demo: 8 core number summation (sum.s)

Design Challenges

Main Project

B. Lancaster

Introduction

Top Leve Design

Multi-core Functionali

Requirements
Context Identification

Design Challenges


Result

Conclusion

Memory Limitations

Each core has it's own instruction memory

- + Fast fetching and branching
- Requires a dedicated BRAM (FPGA) per core
- Limited BRAM blocks available
 - Low consumption(DEF_MEM_INSTR_DEPTH)
 - More cores = some implemented in LUT/regs (distributed)
- Reduces maximum core count



Design Challenges

Main Project

B. Lancaster

Introduction

Top Leve

Multi-core

HW/SW Requirements

Atomics
Design Challenges


_

Conclusio

Memory Limitations - Solution

Global instruction ROM

- + Reduce duplicate ROMs
- + Single BRAM requirement (expandable)
- + Smaller core size
- Slow access times (exponential)
 - Requires another interconnect/arbiter/scheduler = logic
- + Increases maximum core count



Main Project

B. Lancaster

Results

Summation Per-core Memory VS

Multi-core Functionality

Results Summation Per-core Memory VS Global Memory for instructions

Summation - Multi-core vs Single-Core

Main Project

B. Lancaster

- Each core has low work load
 - Sum subset of numbers in for loop
- Ideal scenario for parallelism
 - Highly parallelisable
 - Few inter-thread dependencies

Summation - Multi-core vs Single-Core

240 samples (@30 cores = 8 samples per core)

Main Project

B. Lancaster

Introduction

Top Leve Design


Multi-core Functionalit

Results

Summation
Per-core Memory VS

Global Memory for instructions





Multi-core vs Single-Core for Summation

240 samples (@30 cores = 8 samples per core)

Main Project

B. Lancaster

Introduction

Top Leve Design


Multi-core Functionalit

Results

Summation

Per-core Memory VS Global Memory for instructions





Main Project

B. Lancaster

Conclusion

Conclusion Accomplishments **Future Improvements** Q&A

3 Multi-core Functionality

Accomplishments

Main Project

B. Lancaster

Introduction

Top Leve Design

Multi-core Functionalit

Resulf

Conclusion

Accomplishments
Future Improvement

 Near complete System-on-Chip design with various peripherals Timers, GPIO, UART, Registers, Memory

- Common multi-thread/core synchronisation primitives
 Semaphores, Mutexes, Memory Barriers, Atomic Instructions
- AMBA APB bus interface with Global Monitor Timers, GPIO, UART, Registers, Memory
- Working shared bus arbitration
 Schedules access to shared resources
- Working FPGA implementation for a 96 core design Nearly fills Cyclone V FPGA on the DE1-SoC
- Interrupts with hardware context-switching Low latency to react to interrupt
- Acknowledges design limitations and attempts to overcome LUT resources, block memories, power and temperature requirements

Future Improvements

Main Project

B. Lancaster

Introduction

Design

Multi-core Functionali

Results

Accomplishments
Future Improvements

Working Global Reset

Global resets are expensive (LUT resources) Resetting block memories is not trivial

- On-chip Programming
 Use the UART0 receiver to program each cores flash memory
- Per-core gating/enabling
 Improve power efficiency for ASIC implementation by disabling cores at run-time via software.
- Improve memory bottleneck
 Each core requires it's own memory reduce by multiplexing access to a single large memory.

Main Project

B. Lancaster

Introduction

Top Level Design

Multi-core Functionality

Results

Conclusion

Accomplishments
Future Improvements
Q&A

Q&A

Info

Main Project

B. Lancaster

Introductio

Top Leve Design

Multi-core Functionalit

Results

Conclusio

Accomplishments
Future Improvement

• GitHub repository: https://github.com/bendl/vmicro16

• Full Report: https://github.com/bendl/vmicro16/blob/master/docs/reports/build/ELEC5881M_Ben_Lancaster_201280376_Final.pdf

- Presentation tools:
 - Latex Beamer
 - \usecolortheme{orchid}
 - \useoutertheme[hideothersubsections]{sidebar}