Multi-core RISC Processor Design and Implementation (Rev. 2.02)

ELEC5881M - Final Report

Ben David Lancaster

Student ID: 201280376

Submitted in accordance with the requirements for the degree of Master of Science (MSc) in Embedded Systems Engineering

Supervisor: Dr. David Cowell Assessor: Mr David Moore

University of Leeds

School of Electrical and Electronic Engineering

July 6, 2019

Word count: 4689

Abstract

This interim report details the 4-month progress on a project to design, implement, and verify, a multi-core FPGA RISC processor. The project has been split into two stages: firstly to build a functional single-core RISC processor, and then secondly to add multiprocessor principles and functionality to it.

Current multiprocessor and network-on-chip communication methods have been discussed and how they could be included in this multi-core RISC design. To-date, a 16-bit instruction set architecture has been designed featuring common load/store instructions, comparison, and bitwise operations. A single-core processor has been implemented in Verilog and verified using simulations/test benches running various simple software programs.

Future tasks have been planned and will focus on the second stage of the project. Work will start on designing a loosely coupled multiprocessor communication interface and bringing them to the single-core processor.

Revision History

| Date | Version | Changes |
|------------|---------|--------------------------------|
| 10/04/2019 | 2.02 | Update future stages. |
| 05/04/2019 | 2.01 | Fix processor RTL diagram. |
| 04/04/2019 | 2.00 | Initial processor RTL diagram. |
| 01/04/2019 | 1.00 | Initial section outline. |

Document revisions.

Declaration of Academic Integrity

The candidate confirms that the work submitted is his/her own, except where work which has formed part of jointly-authored publications has been included. The contribution of the candidate and the other authors to this work has been explicitly indicated in the report. The candidate confirms that appropriate credit has been given within the report where reference has been made to the work of others.

This copy has been supplied on the understanding that no quotation from the report may be published without proper acknowledgement. The candidate, however, confirms his/her consent to the University of Leeds copying and distributing all or part of this work in any forms and using third parties, who might be outside the University, to monitor breaches of regulations, to verify whether this work contains plagiarised material, and for quality assurance purposes.

The candidate confirms that the details of any mitigating circumstances have been submitted to the Student Support Office at the School of Electronic and Electrical Engineering, at the University of Leeds.

Name: Ben David Lancaster

Date: July 6, 2019

Table of Contents

| 1 | Me | mory Mapping | 5 |
|---|------|--|-----------|
| | 1.1 | Memory Map | 6 |
| | 1.2 | Special Registers | 7 |
| 2 | Inte | errupts | 8 |
| | 2.1 | Why Interrupts? | 8 |
| | 2.2 | Hardware Implementation | 8 |
| | | 2.2.1 Context Switching | 8 |
| | 2.3 | Software Interface | 9 |
| | | 2.3.1 Interrupt Vector $(0x0100-0x0107)$ | 9 |
| | | 2.3.2 Interrupt Mask (0x0108) | 9 |
| | | 2.3.3 Software Example | 10 |
| | 2.4 | Design Improvements | 10 |
| 3 | Per | ipherals | 11 |
| | 3.1 | GPIO Interface | 11 |
| | 3.2 | Timer with Interrupt | 11 |
| | 3.3 | UART Interface | 11 |
| 4 | Sys | tem-on-Chip Layout | 12 |
| 5 | Inte | erconnect | 13 |
| | 5.1 | Overview | 13 |
| | | 5.1.1 Design Considerations | 13 |
| | 5.2 | Interconnect Interface | 13 |
| | 5.3 | Master to Slave Interface | 14 |
| 6 | Intr | roduction | 15 |
| | 6.1 | Why Multi-core? | 15 |
| | 6.2 | Why RISC? | 16 |
| | 6.3 | Why FPGA? | 16 |
| 7 | Bac | ckground | 17 |
| | 7.1 | Amdahl's Law and Parallelism | 17 |
| | 7.2 | Loosely and Tightly Coupled Processors | 17 |

| | 7.3 | Network-on-chip Architectures | 18 |
|---------------------------|-------|------------------------------------|-----------|
| 8 | Pro | ject Overview | 20 |
| | 8.1 | Project Deliverables | 20 |
| | | 8.1.1 Core Deliverables (CD) | 20 |
| | | 8.1.2 Extended Deliverables (ED) | 21 |
| | 8.2 | Project Timeline | 22 |
| | | 8.2.1 Project Stages | 22 |
| | | 8.2.2 Project Stage Detail | 22 |
| | | 8.2.3 Timeline | 24 |
| | 8.3 | Resources | 24 |
| | | 8.3.1 Hardware Resources | 24 |
| | | 8.3.2 Software Resources | 26 |
| | 8.4 | Legal and Ethical Considerations | 26 |
| 9 | Cur | rent Progress | 27 |
| | 9.1 | RISC Core | 27 |
| | | 9.1.1 Instruction Set Architecture | 27 |
| | | 9.1.2 Design and Implementation | 31 |
| | | 9.1.3 Verification | 36 |
| 10 | Fut | ure Work | 38 |
| | 10.1 | Project Status | 38 |
| | | 10.1.1 Updated Project Time Line | 39 |
| | | 10.1.2 Future Work | 39 |
| 11 | Con | clusion | 41 |
| Re | efere | nces | 42 |
| $\mathbf{A}_{\mathbf{j}}$ | ppen | dix A - Code Listing | 43 |

Memory Mapping

| | 1.1 | Memory Map | 6 |
|----|-------|--|---|
| | 1.2 | Special Registers | 7 |
| | The | Vmicro16 processor uses a memory-mapping scheme to communicate with peripheral | S |
| an | d oth | er cores. | |

1.1 Memory Map




Figure 1.1: Memory map showing addresses of various memory sections.

1.2 Special Registers

From the software perspective, it is important for both the developer and software algorithms to know the target system's architecture to better utilise the resources available to them. Software written for one architecture with N cores must also run on an architecture with M cores. To enable such portability, the software must query the system for information such as: number of processor cores and the current core identifier. Without this information, the developer would be required to produce software for each individual architecture (e.g. an Intel i5 with 4 cores or an Intel i7 with 8 cores, or an NVIDIA GTX 970 with.




Figure 1.2: Vmicro16 Special Registers layout (0x0080 - 0x008F).

Interrupts

| 2.1 | Why I | nterrupts? |
|-----|--------|------------------------------------|
| 2.2 | Hardw | are Implementation |
| | 2.2.1 | Context Switching |
| 2.3 | Softwa | re Interface |
| | 2.3.1 | Interrupt Vector $(0x0100-0x0107)$ |
| | 2.3.2 | Interrupt Mask (0x0108) |
| | 2.3.3 | Software Example |
| 2.4 | Design | Improvements |

This section describes the design, considerations, and implementation, of interrupt functionality within the Vmicro16 processor.

2.1 Why Interrupts?

Interrupts are used to enable asynchronous behaviour within a processor.

Interrupts are commonly used to signal actions from asynchronous sources, for example an input button or from a UART receiver signalling that data has been received.

2.2 Hardware Implementation

2.2.1 Context Switching

When acting upon an incoming interrupt the current state the processor must be saved so that changes from the interrupt handler, such as register writes and branches, do not affect the current state. After the interrupt handler function signals it has finished (by using the *Interrupt Return* intr instruction) the saved state is restored. In the case of the Vmicro16 processor, the program counter r_pc[15:0] and register set regs instance are the only states that are saved. Going forth, the terms *normal mode* and *interrupt mode* are used to describe what registers the processor should use when executing instructions.

When saving the state, to avoid clocking 128 bits (8 registers of 16 bits) into another register, which would increase timing delays and logic elements, a dedicated register set for the interrupt mode (regs_isr) is multiplexed with the normal mode register set (regs). Then depending on



Figure 2.1: Time diagram showing the TIMR0 peripheral emitting a 1us periodic interrupt signal (out) to the processor. The processor acknowledges the interrupt (int_pending_ack) and enters the interrupt mode (regs_use_int) for a period of time. When the interrupt handler reaches the Interrupt Return instruction (indicated by w_intr) the processor returns to normal mode and restores the normal state.

the mode (identified by the register regs_use_int) the processor can easily switch between the two large states without significantly affecting timing.

The timing diagram in Figure 2.1 visually describes this process.

2.3 Software Interface

To enable software to




Figure 2.2: The interrupt vector consists of eight 16-bit values that point to memory addresses of the instruction memory to jump to.

2.3.1 Interrupt Vector (0x0100-0x0107)

The interrupt vector is a per-core register that is used to store the addresses of interrupt handlers. An interrupt handler is simply a software function residing in instruction memory that is branched to when a particular interrupt is received.

2.3.2 Interrupt Mask (0x0108)

The interrupt mask is a per-core register that is used to mask/listen specific interrupt sources. This enables processing cores to individually select which interrupts they respond to. This allows for multi-processor designs where each core can be used for a particular interrupt source,



Figure 2.3: Interrupt Mask register (0x0108). Each bit corresponds to an interrupt source. 1 signifies the interrupt is enabled for/visible to the core. Bits [7:2] are left to the designer to assign.

improving the time response to the interrupt for time critical programs. The Interrupt Mask register is an 8-bit read/write register where each bit corresponds to a particular interrupt source and each bit corresponds with the interrupt handler in the interrupt vector.

2.3.3 Software Example

To better understand the usage of the described interrupt registers, a simple software program is described below. The following software program produces a simple and power efficient routine to initialise the interrupt vector and interrupt mask.

```
2
3
4
       // create 0x100 value by left shifting 1 8 bits
5
              r1, #0x1
       movi
6
               r2, #0x8
7
       movi
8
       lshft
               r1, r2
9
       // write isr0 address to vector[0]
10
               r0, r1
11
       // enable all interrupts by writing 0x0f to 0x108
12
               r0, #0x0f
13
       movi
               r0, r1 + #0x8
       SW
14
                            // enter low power idle state
       halt
15
16
17
   isr0:
                            // arbitrary name
18
       movi
               r0, #0xff
                              do something
19
                              return from interrupt
```

A more complex example software program utilising interrupts and the TIMR0 interrupt is described in section ??.

2.4 Design Improvements


The hardware and software interrupt design have changed throughout the projects cycle. In initial versions of the interrupt implementation, the software program, while waiting for an interrupt, would be in a tight infinite loop (branching to the same instruction). This resulted in the processor using all pipeline stages during this time. The pipeline stages produce many logic transitions and memory fetches which raise power consumption and temperatures. This is quite noticeable especially when running on the Spartan-6 LX9 FPGA.

To improve this, it was decided to implement a new state within the processor's state machine that, when entered, did not produce high frequency logic transitions or memory fetches. The HALT instruction was modified to enter this state and the only way to leave is from an interrupt or top-level reset. This removes the need for a software infinite loop that produces high frequency logic transitions (decoding, ALU, register reads, etc.) and memory fetches.


Peripherals

| 3.1 | GPIO Interface | 1 |
|-----|----------------------|----|
| 3.2 | Timer with Interrupt | 1. |
| 3.3 | UART Interface | 1 |
| | | |


3.1 GPIO Interface



3.2 Timer with Interrupt



3.3 UART Interface



System-on-Chip Layout

The Vmicro16 processor uses





Figure 4.1: •

Interconnect

| 5.1 | Overview | 13 |
|-----|-----------------------------|----|
| | 5.1.1 Design Considerations | 13 |
| 5.2 | Interconnect Interface | 13 |
| 5.3 | Master to Slave Interface | 14 |

5.1 Overview



5.1.1 Design Considerations

5.2 Interconnect Interface

| 83 | 62 | | 20 0 | |
|----------|-----|--------|--------|--|
| Core N-1 | ••• | Core 1 | Core 0 | |

5.3 Master to Slave Interface

| 20 | 19 | 18 17 | 16 | 15 0 | _ |
|-----------|------------|-------|--------------|--------------|--------------|
| LE | SE | CORE | D | Address | PADDR[20:0] |
| | Write data | | | PWDATA[15:0] | |
| Read Data | | | PRDATA[15:0] | | |
| | | | | WE | PWRITE[0:0] |
| | | | | Z E | PENABLE[0:0] |

Introduction

| 6.1 | Why Multi-core? | 15 |
|-----|-----------------|----|
| 6.2 | Why RISC? | 16 |
| 6.3 | Why FPGA? | 16 |

This project will detail the design, implementation, and verification, of a new multi-core RISC processor aimed at FPGA devices. This project was chosen due to my interest in processor design, in which I have only previously designed single-core RISC processors and wish to extend this knowledge to gain a basic understanding of multi-core communication, design considerations, and the limitations of parallelism first hand.

I will use this opportunity to further develop my knowledge of FPGA and processor design by implementing, designing, and verifying, a multi-core RISC processor from scratch, including the design of a communication interface between multiple cores.




Figure 6.1: Foo

6.1 Why Multi-core?

Moore's Law states that the number of transistors in a chip will double every 2 years []. CPU designers would utilize the additional transistors to add more pipeline stages in the processor to reduce the propagation delay [] which would allow for higher clock frequencies.

The size of transistors have been decreasing [] and today can be manufactured in sub10 nanometer range. However, the extremely small transistor size increases electrical leakage
and other negative effects resulting in unreliability and potential damage to the transistor
[]. The high transistor count produces large amounts of heat and requires increasing power
to supply the chip. These trade-offs are currently managed by reducing the input voltage,
utilising complex cooling techniques, and reducing clock frequency. These factors limit the
performance of the chip significantly. These are contributing factors to Moore's Law slowing
down. The capacity limit of the current-generation planar transistors is approaching and so
in order for performance increases to continue, other approaches such as alternate transistor
technologies like Multigate transistors [1], software and hardware optimisations, and multiprocessor architectures are employed.

This report will focus on the latter: to produce a small multi-core processor that can utilise software-based parallelism to gain performance benefits, compared to a larger single-core design.

6.2 Why RISC?

RISC architectures feature simpler and fewer instructions compared to CISC, which emphasises instructions that perform larger tasks. A single CISC instruction might be performed with multiple RISC instructions. Because of the fewer and simpler instructions, RISC machines rely heavily on software optimisations for performance. RISC instruction sets are based on load/store architectures, where most instructions are either register-to-register or memory reading and writing [2]. This constraint greatly reduces complexity.

RISC architectures are easier to design implement, especially for beginners, due to their simpler instructions that share the same pipeline, compared to CISC where there may be different pipeline for each instruction, which would greatly consume FPGA resources.

6.3 Why FPGA?

Field programmable gate arrays (FPGA) are a great choice for prototyping digital logic designs due to their programmable nature and quick development times.

My previous experience with FPGAs in previous projects will reduce risk and learning times and allow for more time to be spent on adding and extending features (discusses further in section 8.1).

FPGAs, however, may not be suitable for prototyping all register-transistor logic (RTL) projects. Larger RTL projects, such as large commercial processors, may greatly exceed the logic cell resources available in today's high-end FPGA devices and may only be prototyped through silicon fabrication, which can be expensive. This resource limitation will not be problem as the project aims to produce a small and minimal design specifically for learning about multicore architectures.

Background

| 7.1 | Amdahl's Law and Parallelism | 1 |
|-----|--|----|
| 7.2 | Loosely and Tightly Coupled Processors | 1 |
| 7.3 | Network-on-chip Architectures | 18 |

7.1 Amdahl's Law and Parallelism

In many applications, not restricted to software, there may exists many opportunities for processes or algorithms to be performed in parallel. These algorithms can be split into two parts: a serial part that cannot be parallelsed, and a part that can be parallelised. Amdahl's Law defines a formula for calculating the maximum speedup of a process with potential parallelism opportunities when ran in parallel with n many processors. Speedup is a term used to describe the potential performance improvements of an algorithm using an enhanced resource (in this case, adding parallel processors) compared to the original algorithm. Amdalh's Law is defined below, where the potential speedup S_p is dependant on the portion of program that can be parallelised p and the number of processing cores p:

$$S_p = \frac{1}{(1-p) + \frac{p}{n}} \tag{7.1}$$

This formula will be used throughout the project to gauge the the performance of the multicore design running various software algorithms.

7.2 Loosely and Tightly Coupled Processors

Multiprocessor systems can be generalised into two architectures: loosely and tightly coupled, and each architecture has advantages and disadvantages. In loosely coupled systems, each processing node is self-contained – each node has it's own dedicated memory and IO modules. Communication between nodes is performed over a *Message Transfer System (MTS)* [3] in a master-slave control architecture.

Scalability in loosely coupled systems is generally easier to implement as each node can simply be appended to the shared MTS interface without large modifications to the rest of the system. Scalability is an important concern in this project as I wish to test the developed solution with a range of processing nodes.

As loosely coupled system's nodes feature there own memory and IO modules, they generally perform better in cases where interaction between nodes is not prominent – each node can store a separate part of the software program in it's memory module allowing simultaneous executing of the program.

In scenarios where inter-node communication is prominent however, access to the MTS interface must be scheduled to avoid access conflicts which introduces delays and idle times in the software programs execution, resulting in lower throughput. Figure 7.1 shows a general layout of a loosely coupled multiprocessor system.

Tightly coupled systems feature processing nodes that do not have their own dedicated memory or IO modules – each node is directly connected to a shared memory module using a dedicated port. In scenarios where inter-node communication is prominent, tightly coupled systems are generally better suited as nodes are directly connected to a shared memory and do not need to wait to use a shared bus.




Figure 7.1: A loosely coupled multiprocessor system. Each node features it's own memory and IO modules and uses a Message Transfer System to perform internode communication. Image source: [3].

Figure 7.2: A tightly coupled multiprocessor system. Nodes are directly connected to memory and IO modules. Image source: [3].

This project will utilise a loosely coupled architecture due to it's easier scalability implementation and my previous experience with the design of single-core processors. Although it will require a scheduler to access the MTS, the experience and knowledge gained from this task will be greatly beneficial for future projects.

7.3 Network-on-chip Architectures

Network-on-chip (NoC) architectures implement on-chip communication mechanisms that are based on network communication principles, such as routing, switching, and massive scalability [4]. NoC's can generally support hundreds to millions of processing cores. Figure 7.3 shows an example 16-core network-on-chip architecture. NoC's can scale to very large sizes while not sacrificing performance because each processor core is able to drive the network rather than needing to wait for a shared bus to become free before doing so.

The greater the number of cores in a network-on-chip design, the greater quality of service (QoS) problems arise. As such, network-on-chip architectures suffer the same problems as networks, such as fairness and throughput [5].




Figure 7.3: A multiprocessor network-on-chip architecture with 16 processing nodes. Nodes are connected in a grid formation with routers and links. Image source: [6].

Project Overview

| 8.1 | Projec | ct Deliverables | 20 |
|-----|--------|----------------------------|----|
| | 8.1.1 | Core Deliverables (CD) | 20 |
| | 8.1.2 | Extended Deliverables (ED) | 21 |
| 8.2 | Projec | et Timeline | 22 |
| | 8.2.1 | Project Stages | 22 |
| | 8.2.2 | Project Stage Detail | 22 |
| | 8.2.3 | Timeline | 24 |
| 8.3 | Resou | rces | 24 |
| | 8.3.1 | Hardware Resources | 24 |
| | 8.3.2 | Software Resources | 26 |
| 8.4 | Legal | and Ethical Considerations | 26 |

This chapter discusses the the project's requirements, goals, and structure.

8.1 Project Deliverables

The project's deliverables are split into two sections: core deliverables (CD) – each deliverable must be satisfied for the project to be a minimum viable product (MVP), and extended deliverables (ED) – deliverables that are not required for a MVP – features that only improve upon an existing feature.

8.1.1 Core Deliverables (CD)

The project's core deliverables are described below.

CD1 Design a compact 16-bit RISC instruction set architecture.

The instruction set will be the primary interface to control the processor from software. An instruction set will be required to implement the custom multi-core communication interface.

It was decided to design a new instruction set rather than to extend an existing architecture as this will increase my knowledge of the constraints to consider when designing instruction sets and processors.

CD2 Design and implement a Verilog RISC core that implements the ISA in CD1.

The Verilog RISC core will be able to run software program written for the instruction set architecture.

CD3 Design and implement an on-chip interconnect for multi-core processing (2 to 32 cores) using the RISC core from CD2.

The interconnect will be a chief requirement to enable multi-core communication. The interconnect should support up to 32 cores, however FPGA implementation constraints may limit this due to limited resources.

The interconnect will control communication between the cores to enable software parallelism.

CD4 Analyse performance of serial and parallel software algorithms, such as parallel DFT, on the processor.

To evaluate the effectiveness of the developed solution, a serial and parallel implementation of a simple computing algorithm (parallel reduction, sorting) will be ran on the processor and it's performance analysed. Effectiveness will be rated on total algorithm run-time and the speed-up gained by adding more cores.

CD5 Allow the RISC core to be easily compiled to multiple FPGA vendors (Xilinx, Altera).

The developed solution should be generic and portable to allow it to be used across a wide-range of FPGA vendors and devices.

Verilog is a generic implementation-independent hardware-description language and so designing implementation specific modules is recommended.

A key consideration for this requirement is to consider the varying hard IP provided by the FPGA vendors (such as BRAM, ethernet, and PCIe [7, 8]). To overcome this problem, the developed Verilog code will conditionally compile where vendor specific requirements are present.

8.1.2 Extended Deliverables (ED)

The project's extended deliverables are described below.

- **ED1** Design a RISC core with an instructions-per-clock (IPC) rating of at least 1.0 (a single-cycle CPU).
- **ED2** Design a RISC core with a pipe-lined data path to increase the design's clock speed.
- **ED3** Design a scalable multi-core interconnect supporting arbitrary (more than 32) RISC core instances (manycore) using Network-on-Chip (NoC) architecture.
- **ED4** Design a compiler-backend for the PRCO304 [9] compiler to support the ISA from 1 CD1. This will make it easier to build complex multi-core software for the processor.
- **ED5** The RISC core can communicate to peripherals via a memory-mapped addresses using the Wishbone bus.

- **ED6** Implement various memory-mapped peripherals such as UART, GPIO, LCD, to aid visual representation of the processor during the demonstration viva.
- **ED7** Store instruction memory in SPI flash.
- **ED8** Reprogram instruction memory at runtime from host computer.
- **ED9** Processor external debugger using host-processor link.

8.2 Project Timeline

8.2.1 Project Stages

The project is split up into many stages to aid planning and management of the project. There are 8 unique stage areas: 1. Inital project conception; 2 Basic RISC core development; 3. Extended RISC core development; 4. Multi-core development; 5. Processor quality-of-life (QoL) improvements; 6. Compiler development; 7. Demo preparation, and 8. Final report.

The project stages are shown in Table 8.1.

8.2.2 Project Stage Detail

Stages 1.0 through 1.2 - Research and Project Conception

These stages cover initial research of existing problems and solutions in the multiprocessor area. The instruction set architecture is also proposed that later stages will implement.

Stages 2.1 through 2.3 – Processor module Design, Implementation, and Integration

These stages cover the design, implementation, and integration of key processor core modules such as the instruction decoder, register sets and local memory. Integration of all the modules is a challenging task because some modules have both asynchronous and synchronous signals that need to be timed correctly in order for other modules to receive valid data. An example of this is the register set which has asynchronous read ports that are later clocked in the instruction decode stage.

Stages 3.1 through 3.4 - Advanced Processor Implementation

These stages add advanced features to the processor to provide a more functional product. Although these stages are classified as extended, their technical requirement to design and implement is not great and so are have time allocations in the project schedule. The extended features that these stages introduce are: pipelined processor stages – to drastically increase processor performance; provide a memory-mapped peripheral interface through the MMU; provide a Wishbone master interface to the MMU – allowing external peripherals such as GPIO and LCD displays to be utilised in a modular fashion; and to implement a cache memory for each processor core.

| Stage | Title | Start Date | Days | Core | Applicable Deliverables |
|-------|--|------------|------|------|-------------------------|
| 1.0 | Research | Feb 04 | 7 | x | |
| 1.1 | Requirement gathering/review | Feb 11 | 14 | х | |
| 1.1 | Processor specification, architecture, ISA | Feb 18 | 100 | х | CD1 |
| 1.2 | Stage/Time Allocation Planning | Feb 25 | 7 | х | |
| 2.1 | Decoder, Register Set, impl & integration | Feb 25 | 14 | x | CD2 |
| 2.2 | Register set impl & integration | Mar 04 | 14 | х | CD2 |
| 2.3 | Local memory impl & integration | Mar 11 | 14 | X | CD2 |
| 3.1 | Memory mapped register layout & impl | Apr 01 | 21 | | ED5 |
| 3.2 | Wishbone peripheral bus connected to MMU | Apr 08 | 21 | | ED5 |
| 3.3 | Pipelined implementation and verification | Apr 15 | 21 | | ED2 |
| 3.4 | Cache memory design & impl | Apr 22 | 28 | | ED2 |
| 4.1 | Multi-core communication interface | TBD | TBD | X | CD3 |
| 4.2 | Shared-memory controller | TBD | TBD | X | CD3 |
| 4.3 | Scalable multi-core interface (10s of cores) | TBD | TBD | х | CD3 |
| 4.4 | Multi-core example program (reduction) | TBD | TBD | X | CD4 |
| 5.1 | SPI-FPGA interface for OTG programming | TBD | TBD | | ED7 |
| 5.2 | FPGA-PC interfacing | TBD | TBD | | ED9 |
| 5.3 | FPGA-PC debugging (instruction breakpoints) | TBD | TBD | | ED9 |
| 6.1 | Compiler backend for vmicro16 | TBD | TBD | | ED4 |
| 6.2 | Compiler support for multi-core codegen | TBD | TBD | | ED4 |
| 7.1 | Wishbone peripherals for demo | TBD | TBD | X | CD4 |
| 8.1 | Final Report | TBD | TBD | X | |

Table 8.1: Project stages throughout the life cycle of the project.

Stages 4.1 through 4.4 – Multiprocessor Functionality

These stages are dedicated to adding multiprocessor functionality using a loosely coupled architecture to the processor.

Stages 5.1 through 5.3 – Debugging Features

These stages cover debugging features and are classified as extended due to the large development time required to implement them as well as not being related to multiprocessor systems.

Stages 6.1 through 6.2 – Compiler Backends

These stages cover the implementation of a compiler backend to ease software writing and programming of the processor.

Stage 7.1 – Wishbone Peripherals

Additional Wishbone peripherals, such as SPI and timers will be added to produce a more useful multiprocessor system.

Stage 8.1 - Final Report

This stage is dedicated to the final report write-up. It is expected to be an iterative task that is active throughout the lifespan of the project.

8.2.3 Timeline

The project stages from Table 8.1 are displayed below in a Gantt chart.




Figure 8.1: Project stages in a Gantt chart.

8.3 Resources

This section describes the hardware and software resources required to fulfil the project.

8.3.1 Hardware Resources

Core deliverable CD5 requires the designed RISC core to be implemented and demonstrated on multiple FPGA devices. Although my design should synthesise for physical IC implementation, due to high costs and lengthy production times, it is not a primary development target. Due to having past experience with Xilinx FPGAs from my placement work and experience with Altera from university modules it was decided to target the Xilinx Spartan 6 XC6SLX9 and the Altera Cyclone V.

Terasic DE1-SoC Development Board

The Terasic DE1-SoC development board features a large Cyclone V FPGA and many peripherals, such as seven-segment displays, 64 MB SDRAM, ADCs, and buttons and switches, which will aid demonstration of the project. The development board is available through the university so the cost is negligible. Figure 8.2 shows the peripherals (green) available to the FPGA.




Figure 8.2: Terasic DE1-SoC development board featuring the Altera Cyclone V FPGA and many peripherals. Image source: [10].

Minispartan 6+ FPGA Development Board

The Minispartan 6+ is a hobbyist FGPA development board with fewer peripherals than the DE1-SoC. The board features a Xilinx Spartan 6 XC6LX9 which has far fewer resources than the DE1-SoC's Cyclone V however it's simplicity and my familiarity with Xilinx's software suite will speed up development. The development board is shown in Figure 8.3.




Figure 8.3: Minispartan-6+ development board featuring the Xilinx Spartan 6 XC6SLX9. Note that the XC6SLX9 and XC6SLX25 FPGAs share the same board. Image source: [11].

8.3.2 Software Resources

Intel Quartus

Intel Quartus Prime is a paid-for SoC, CPLD, and FPGA software suite targeting Intel's Stratix, Arria, and Cyclone based FPGAs. The university provides student licences which will be used via VPN.

Xilinx ISE Webpack

Xilinx ISE Webkpack is Xilinx's free software suite for FPGA development for Spartan 6 based FPGAs. Due to ISE's intuitive and fast work flow, most of the initial simulation and verification processes will be performed using ISE. This will greatly improve development times.

Verilator

Verilator is an open-source Verilog to C++ transpiler which provides a C++ interface to simulate Verilog modules and read/write values similar to a test bench. Verilator will be used for specific modules within the RISC core such as the ALU and decoder as Verilator is useful when performing exhaustive verification.

8.4 Legal and Ethical Considerations

The RISC core is designed to be used as an academic research and educational tool to aid learning and understanding of RISC and multi-core machines. It should not be use for roles where mission critical or safety is a factor.

The processor does not provide any memory protection features and any software running on the processor has full access to all memory.

The processor does not store/track/predict software instructions. The processor uses pipelining techniques to improve performance which results in future instructions entering the pipeline even if the software's logical sequence does not include these instructions. This could result in security vulnerabilities similar to Intel's Spectre vulnerability [12].

Current Progress

| 9.1 | RISC | Core | 27 |
|-----|-------|------------------------------|----|
| | 9.1.1 | Instruction Set Architecture | 27 |
| | 9.1.2 | Design and Implementation | 31 |
| | 9.1.3 | Verification | 36 |

This chapter discusses the current progress made towards the project, including designs, implementation, and current results.

9.1 RISC Core

Following the project time line described in section 8.2, the first couple months have been dedicated to the design and implementation of the instruction set architecture and RISC core with stages 1-3. Good progress has been made in both deliverables, the ISA and the RISC core, and the progress is on-time with the initial project time line. The core has been nicknamed *Vmicro16* – short for Verilog microprocessor 16-bit.

9.1.1 Instruction Set Architecture

A 16-bit instruction set architecture (ISA) has been designed using an iterative approach. There currently exists 32 unique instructions covering most generic RISC operations (add, load/store, branch, compare, etc.) and atleast 16 opcodes available to be provide multi-core communication and functionality. This number should be adequate to support these features when the work begins on the multi-core project stages (stages 4-7).

Design Goals

Having past experience designing and implementing ISAs for previous projects, I wanted to use that knowledge to design an even more efficient and compact instruction set that could provide much greater functionality. The technical design goals of the ISA are described below:

ISA1 Use a fixed width of 16-bits for all instructions.

This will significantly reduce RTL resources and encourage efficiency by not wasting spare bits. In addition, many SPI flash and RAMs support 16-bit wide data reads

which will allow each instruction fetch to only require one clock cycle, thus increasing processor performance.

ISA2 Be able to select at least two registers for common instructions.

This will reduce the number of required instructions to manipulate register data. A disadvantage of using two instead of three reigster selects is that instructions are always destructive – they always destroy existing data in the destination register (e.g. R0 = ADD R0 R1) unlike constructive instructions that provide a unique register select for the destination (e.g. R2 = ADD R0 R1).

ISA3 Reduce bit-space for frequently used instructions (MOV, MOVI, ADD).

Due to the 16-bit limit, two register selects, and immediate values, the opcode bits are reduced resulting in fewer unique instructions. To overcome this constraint, spare bits in other instructions will be appended to the opcode bits to extend the opcode range. This however, will require a more complex decoder that must first switch the opcode, then switch any spare bits to determine the final opcode. This method will significantly increase the number of unique instructions provided by the instruction set.

ISA4 Provide frequently used actions as options for existing instructions.

In software, frequently used actions include incrementing/decrementing by 1 and performing logical comparisons which usually take more than one instruction on some RISC architectures. As they are common actions, the instruction overhead and time may be significant and can affect performance. To provide a solution to this problem, in addition to using spare bits to extend the opcode range, spare bits will be used to signify a frequently used action action to be performed by the ALU.

As shown in Figure 9.1, frequently used commands such as incrementing/decrementing and logical comparions are provided by setting spare bits to special values. For example, the instructions ARITH_UADDI and ARITH_SSUBI extend the ARITH_U and ARITH_S opcodes by filling the spare bit, 4. If this bit is not set (0), the instruction allows for a 4-bit immediate value to be added in addition to the two register selects. The 4-bit immediate allows adding a small number to the ALU which is useful in the case of software for loops where an increment/decrement of more than 1 is required.

Another example is the SETC instruction. Inspired by Intel's x86 SETCC, the instructions sets the destination register to zero or one depending on the result of the CMP instruction's flags. Without this instruction, multiple branches would be required to convert the comparion's flags to logical zeros and ones.

ISA5 Provide instructions for performing bitwise manipulations.

RISC processors are commonly used for microprocessing and microcontroller actions which typically includes bit manipulation. The ISA provides bitwise OR, XOR, AND, NOT, and shifting instructions under a single opcode to fill this need.

ISA6 Provide instructions for explicitly performing signed and unsigned arithmetic.

Performing signed and unsigned arithmetic is a key requirement for RISC applications and so it was decided to provide such instructions. Software programmers can easily switch between signed and unsigned arithmetic by setting bit 11 in the ARITH instruction family. Being able to change between signed and unsigned arithmetic instructions by changing a single bit will make the RISC processor's decoder module smaller and less complex.

Without explicit unsigned and signed instructions, extra instructions would be required to perform addition and subtraction. In addition, due to two's complement representation of signed numbers, the highest immediate operand value would be halved, resulting in more instructions to reach the desired value.

| | 15-11 | 10-8 | 7-5 | 4-0 | rd ra simm5 | |
|-------------|-------|-------|------|-------|---------------------------|--|
| | 15-11 | 10-8 | 7-0 | | rd imm8 | |
| | 15-11 | 10-0 | | | nop | |
| | 15 | 14:12 | 11:0 | | extended immediate | |
| NOP | 00000 | | X | | | |
| LW | 00001 | Rd | Ra | s5 | Rd <= RAM[Ra+s5] | |
| SW | 00010 | Rd | Ra | s5 | RAM[Ra+s5] <= Rd | |
| BIT | 00011 | Rd | Ra | s5 | bitwise operations | |
| BIT_OR | 00011 | Rd | Ra | 00000 | Rd <= Rd Ra | |
| BIT_XOR | 00011 | Rd | Ra | 00001 | Rd <= Rd ^ Ra | |
| BIT_AND | 00011 | Rd | Ra | 00010 | Rd <= Rd & Ra | |
| BIT_NOT | 00011 | Rd | Ra | 00011 | Rd <= ~Ra | |
| BIT_LSHFT | 00011 | Rd | Ra | 00100 | Rd <= Rd << Ra | |
| BIT_RSHFT | 00011 | Rd | Ra | 00101 | Rd <= Rd >> Ra | |
| MOV | 00100 | Rd | Ra | X | Rd <= Ra | |
| MOVI | 00101 | Rd | i | 8 | Rd <= i8 | |
| ARITH_U | 00110 | Rd | Ra | s5 | unsigned arithmetic | |
| ARITH_UADD | 00110 | Rd | Ra | 11111 | Rd <= uRd + uRa | |
| ARITH_USUB | 00110 | Rd | Ra | 10000 | Rd <= uRd - uRa | |
| ARITH_UADDI | 00110 | Rd | Ra | 0AAAA | Rd <= uRd + Ra + AAAA | |
| ARITH_S | 00111 | Rd | Ra | s5 | signed arithmetic | |
| ARITH_SADD | 00111 | Rd | Ra | 11111 | Rd <= sRd + sRa | |
| ARITH_SSUB | 00111 | Rd | Ra | 10000 | Rd <= sRd - sRa | |
| ARITH_SSUBI | 00111 | Rd | Ra | 0AAAA | Rd <= sRd - sRa + AAAA | |
| BR | 01000 | Rd | i | 8 | conditional branch | |
| BR_U | 01000 | Rd | 0000 | 0000 | Any | |
| BR_E | 01000 | Rd | 0000 | 0001 | Z=1 | |
| BR_NE | 01000 | Rd | 0000 | 0010 | Z=0 | |
| BR_G | 01000 | Rd | 0000 | 0011 | Z=0 and S=O | |
| BR_GE | 01000 | Rd | 0000 | 0100 | S=O | |
| BR_L | 01000 | Rd | 0000 | 0101 | S != O | |
| BR_LE | 01000 | Rd | 0000 | 0110 | Z=1 or (S != O) | |
| BR_S | 01000 | Rd | 0000 | 0111 | S=1 | |
| BR_NS | 01000 | Rd | 0000 | 1000 | S=0 | |
| CMP | 01001 | Rd | Ra | X | SZO <= CMP(Rd, Ra) | |
| SETC | 01010 | Rd | Ra | X | Rd <= Imm8 == SZO ? 1 : 0 | |
| MOVI_LARGE | 1 | Rd | i12 | XII | Rd <= i12 | |

Figure 9.1: Initial Vmicro16 16-bit instruction set architecture. Coloured regions represent instruction families (bitwise, branching, arithmetic, etc.).

The ISA table is shown in Figure 9.1. The top 5 bits (15-11) are dedicated to the opcode resulting in 32 unique values. Currently only the bits 14-11 are used (NOP to SETC) leaving the top bit spare. Initially, this bit was reserved to indicate an extended immediate instruction,

MOVI12, supporting a large 12-bit immediate value, however later in the design it was decided that the top bit would indicate special instructions dedicated for multi-core operation. This leaves 16 spare unique opcodes for this purpose.

9.1.2 Design and Implementation

The RISC core design is a traditional 5-stage processor (fetch, decode, execute, memory, write-back).

To satisfy CD5, the Verilog code will be self-contained in a single file. This reduces the hierarchical complexity and eases cross-vendor project set-up as only a single file is required to be included. A disadvantage with this single file approach is that some external Verilog verification tools that I plan to use, such as Verilator, do not currently support multiple Verilog modules (due to an unfixed bug) within a single file.




Figure 9.2: Vmicro16 RISC 5-stage RTL diagram showing: instruction pipelining (data passed forward through clocked register banks at each stage); branch address calculation; ALU operand calculation (rd2 or imm); and program counter incrementing.

Instruction and Data Memory

The design uses separate instruction and data memories similar to a Harvard architecture computer. This architecture was chosen due because I find it easier to implement.

Register File

To support design goal **ISA2**, the register set features a dual-port read and single-port write. This allows instructions to read 2 registers simultaneously for any instruction. The single-port write allows the instruction output to be written to the register file.

Pipelining

The extended deliverable **ED1**, to provide atleast 1 instructions per clock. Previous processor designs of mine have all required multiple clocks per instruction as it is a lot easier to implement. Modern processors today can output 1 or more instructions per clock through the use of instruction pipelining. This technique increases throughput of the processor by performing each stage in parallel. In this pipeline, instructions still travel through each stage in the same order, the difference is that the fetch stage does not wait for the final stage to complete and so fetches a new instruction every clock cycle, resulting in each stage operating on new data every clock cycle. To extend my knowledge in CPU pipelining, extended deliverable **ED1** is proposed.

Instruction pipelining is harder to implement as data and control hazards can occur. Data hazards occur when instructions are dependent on the output of a previous instruction that has not left the pipeline, for example a register dependency. Methods to detect this hazard include checking if the register selects in the decode stage are present in future stages of the pipeline. If this check is true, then the current instruction depends on an instruction in the pipeline, and the processor can either wait until the dependant instruction has left the pipeline (i.e. has been written back to registers) or insert a NOP that will produce a *bubble* in the pipeline allowing the final stage to execute before the dependant instruction continues.

Control hazards occur when conditional or interrupt branching instructions are in the pipeline and their result has not been calculated yet. This results in preceding instructions entering the pipeline when they should not be executed due to the conditional branch. To detect this hazard, for instructions that perform branching or conditional execution, a global flag is set. When the outcome of the conditional check is performed, stages after decode are allowed to commit their results. Fortunately this technique is fairly simple implement.

This project's RISC processor implements these two hazard detectors and solutions to resolve them. The data hazard resolver implements a valid signal that is passed forward from stage to stage. This signal is low when a hazard has occurred and indicates that receiving stage should not operate on the previous stage's data. Each stage's valid signal is dependant on the previous stages valid signal. This allows future stages to stall when a hazard is detected in previous stages. A diagram of the implementation of these hazards in the processor is shown in Figure 9.3.

Memory Management Unit

It was decided to use a memory management unit (MMU) to make it easier and extensible to communicate with external peripherals or additional registers. This method would transparently use the existing LW/SW instructions which removes the requirement for a unique instruction for each peripheral.




Figure 9.3: Pipeline data hazard detection. The register selects are passed forward through each stage and compared to the IDEX (latest instruction) register selects. If they match, the latest instruction depends on the output of an instruction in the pipeline, the IFID and IDEX stages are stalled to allow the instruction in the pipeline to commit.

Proposed Memory Mapped Addresses

The peripheral addresses are currently based on classes. For example, a memory-mapped address may use the upper byte to address a peripheral and the lower byte to address a register/function in that peripheral.

Later in the project, I plan to rewrite the addressing scheme to use a simpler address format which is closer to commonly used peripheral addressing schemes used today. The proposed memory mapped addresses for each system and peripheral are listed below.

| Address (16-bit aligned) | Peripheral Name |
|--------------------------|---|
| 0x0000 | NOP (reads returns 0, writes do nothing) |
| 0x00ZZ | Per-core scratch RAM (ZZ = 8-bit RAM address) |
| 0x0100 | Extended Core Registers 1 |
| 0x0200 | Extended Core Registers 2 |
| 0x03ZZ | Wishbone Master controller select (ZZ contains 8-bit wishbone slave address) |
| 0x1XYZ | Master core controller ($X = \text{slave select}, Y = \text{instruction}, Z = \text{data}$) |

Table 9.1: Provisional memory-mapped addresses table.

ALU Design

The Vmicro16's ALU is an asynchronous module that has 3 inputs: data a; data b; and opcode op, and outputs data value c. The ALU is able to operate on both register data (rd1 and rd2) and immediate values. A switch is used to set the b input to either the rd2 or imm value from the previous stage.

Currently, the ALU does not store flags to indicate overflow, equality, or zero values in the module itself. Instead the ALU outputs the result of the CMP, which calculates such flags, to be written back to the register set in the write-back stage. This means that in order to perform a conditional operation, such as a branch, the register containing the CMP flags must be included in the instruction.




Figure 9.4: Vmicro16 ALU diagram showing clocked inputs from the previous IDEX stage being

The Verilog implementation of the ALU is shown in Figure 9.5. The ALU's asynchronous output is clocked with other registers, such as destination register rs1 and other control signals, in the EXME register bank.

```
// From core
322
                      [MEM_WIDTH-1:0]
         input
                                        mmu_addr,
323
         input
                      [MEM_WIDTH-1:0]
                                        mmu_in,
324
325
         input
                                        mmu_we,
         input
                                        mmu_lwex,
326
327
         input
                                        mmu_swex,
         output reg [MEM_WIDTH-1:0]
                                        mmu_out,
328
329
         // interrupts
330
         output reg [`DATA_WIDTH*`DEF_NUM_INT-1:0] ints_vector,
331
         output reg [`DEF_NUM_INT-1:0]
                                                        ints_mask,
332
333
         // TO APB interconnect
334
         output reg [`APB_WIDTH-1:0] M_PADDR,
335
```

 ${\bf Figure~9.5:~Vmicro16's~ALU~implementation~named~vmicro16_alu.~vmicro16.v}$

Decoder Design

Instruction decoding occurs in the between the IFID and IDEX stages. The decoder extracts register selects and operands from the input instruction. The decoder outputs are asynchronous which allows the register selects to be passed to the register set and register data to be read asynchronously. The register selects and register read data is then clocked into the IDEX register bank.

```
mem[8] = {`VMICRO16_OP_MOVI,
                                                   3'h0, 8'h91};
224
                 mem[9] = {`VMICRO16_OP_SW,
                                                   3'h2, 3'h0, 5'h0};
225
                 `endif
226
                 //~define TEST_BR
228
                 `ifdef TEST_BR
229
                 mem[0] = {`VMICRO16_OP_MOVI,
                                                  3'h0, 8'h0};
                 mem[1] = {`VMICRO16_OP_MOVI,
                                                3'h3, 8'h3};
231
                 mem[2] = {`VMICRO16_OP_MOVI,
                                                  3'h1, 8'h2};
232
                 mem[3] = {`VMICRO16_OP_ARITH_U, 3'h0, 3'h1, 5'b11111};
233
                                                   3'h3, `VMICRO16_OP_BR_U};
                 mem[4] = {`VMICRO16_OP_BR},
234
                 mem[5] = {`VMICRO16_OP_MOVI,
                                                   3'h0, 8'hFF};
235
                  `endif
236
237
                 //~define ALL_TEST
238
                 `ifdef ALL_TEST
239
                 // Standard all test
240
                 // REGSO
241
                 mem[0] = {`VMICRO16_OP_MOVI,
                                                   3'h0, 8'h81};
242
                 mem[1] = {`VMICRO16_OP_SW},
                                                   3'h1, 3'h0, 5'h0; // MMU[0x81] = 6
243
                 mem[2] = {`VMICRO16_OP_SW},
                                                   3'h2, 3'h0, 5'h1}; // MMU[0x82] = 6
244
                 // GPI00
245
```

Figure 9.6: Vmicro16's decoder module code showing nested bit switches to determine the intended opcode. vmicro16.v

In Figure 9.6, it can be seen that the first 8 opcode cases are represented using the same 15-11 bits, however the VMICRO16_OP_BIT instructions require another bit range to be compared to determine the output opcode.

9.1.3 Verification

Currently, the only verification method used is manual inspection of the output waveforms of a test bench. For now, it is easier and faster to spot erroneous states by hand due to the large complexity of the pipeline. Later in the project, automatic test benches will be utilised.

Known Bugs

Known bugs exist within the RISC core however none are critical as they can be easily avoided in software.

BUG1 Stall detection does not consider load/store instructions.

Due to instruction pipelining techniques used by the processor and lack of address

checking in the ${\tt EXME}$ and ${\tt MEWB}$ stages, ${\tt LW}$ instructions immediately after ${\tt SW}$ instructions:

SW RO (R2+16) LW R1 (R2+16)

will not return the previously stored value. In addition, because of the target address is calculated by the ALU (e.g. R2+16), detecting matching addresses at IFID and IDEX stage is not trivial, and because of this, a hardware fix is not planned for the final version. It is possible to overcome this problem in software by placing at least 5 NOP instructions after each SW.

Chapter 10

Future Work

| 10.1 | Project Status | 38 |
|------|----------------------------------|----|
| | 10.1.1 Updated Project Time Line | 39 |
| | 10.1.2 Future Work | 30 |

10.1 Project Status

Four months have passed since the start of the project and significant progress has been made to the final deliverable.




Figure 10.1: Caption for BRAMex

The current active stage is 3.3 Pipeline Implementation and Verification where the processor pipeline is being verified against of range of simple software sequences. It is important that this verification is thorough and the output is bug free as future additions to the processor will

utilise this foundation.

10.1.1 Updated Project Time Line

The project table described in section 8.2 did not allocate times for stages 4.1 and later. This was due to expected high demand from other modules and exams in this time period and so it was decided to not allocate times that would later not be followed.

Now that this time period is closer, time allocations have been assigned for stages 4, 7, and 8. The state of stage 5's extended deliverables, to implement debugging interfaces, have changed from *Unknown* to *Cancelled* due to expected high workload from other modules in the next month. The cancellation of these stages will not severely affect the final functionality of the deliverable however it will make debugging the processor slightly more difficult. It was decided to remove these extended features to allow for more time to be spent on core functionality.

The updated project status is shown in Table 10.1 and in Figure 10.2.

10.1.2 Future Work

May and early June are reserved for work on other modules and preparation for exams. From mid-June, work will resume on verifying the end of stage 3 and then work will start on stage 4 (focussed on designing and implementing multiprocessor features). After stage 4, software algorithms will be compiled for the ISA and evaluated against Amdahl's Law.




Figure 10.2: Updated project time gantt chart showing time allocations for stage 4.

| Stage | Title | Start Date | Core | Status |
|-------|--|------------|------|-----------|
| 1.0 | Research | Feb 04 | X | Completed |
| 1.1 | Requirement gathering/review | Feb 11 | X | Completed |
| 1.1 | Processor specification, architecture, ISA | Feb 18 | X | Completed |
| 1.2 | Stage/Time Allocation Planning | Feb 25 | х | Completed |
| 2.1 | Decoder, Register Set, impl & integration | Feb 25 | X | Completed |
| 2.2 | Register set impl & integration | Mar 04 | х | Completed |
| 2.3 | Local memory impl & integration | Mar 11 | X | Completed |
| 3.1 | Memory mapped register layout & impl | Apr 01 | | On-going |
| 3.2 | Wishbone peripheral bus connected to MMU | Apr 08 | | On-going |
| 3.3 | Pipeline implementation and verification | Apr 15 | | On-going |
| 3.4 | Cache memory design & impl | Apr 22 | | Cancelled |
| 4.1 | Multi-core communication interface | Jun 05 | X | Planned |
| 4.2 | Shared-memory controller | Jun 05 | X | Planned |
| 4.3 | Scalable multi-core interface (10s of cores) | Jul 01 | X | Planned |
| 4.4 | Multi-core example program (reduction) | Jul 10 | X | Planned |
| 5.1 | SPI-FPGA interface for OTG programming | TBD | | Cancelled |
| 5.2 | FPGA-PC interfacing | TBD | | Cancelled |
| 5.3 | FPGA-PC debugging (instruction breakpoints) | TBD | | Cancelled |
| 6.1 | Compiler backend for vmicro16 | TBD | | Unknown |
| 6.2 | Compiler support for multi-core codegen | TBD | | Unknown |
| 7.1 | Wishbone peripherals for demo | Aug 01 | X | Planned |
| 8.1 | Final Report | Jun 05 | x | Planned |

 ${\bf Table\ 10.1:}\ {\bf Updated\ project\ stages}.$

Chapter 11

Conclusion

With the end of Moore's Law looming, processor designers must use other strategies to continue improving performance of processors – multiprocessor and parallelism being a primary strategy. This projects sets out to improve my knowledge on multiprocessor communication by designing, implementing, and verifying a multiprocessor – and I believe starting from scratch is the best way to accomplish this learning task.

To date, a compact 16-bit RISC instruction set has been designed and implemented in a Verilog single-core processor. Whilst single-core verification is still on-going, good progress has been made and extended deliverables from stage 3, such as instruction pipelining and memory-mapped peripherals via a Wishbone bus, has been implemented successfully.

Stage 5's extended deliverables and the cache memory have been cancelled but they do not effect the core functionality of the processor. The planned project time-line for future stages is realistic and accomplishing the project's goals appears achievable.

REFERENCES 42

References

[1] V. Subramanian, "Multiple gate field-effect transistors for future CMOS technologies," *IETE Technical review*, vol. 27, no. 6, pp. 446–454, 2010.

- [2] M. J. Flynn, Computer architecture: Pipelined and parallel processor design. Jones & Bartlett Learning, 1995.
- [3] Tech Differences, "Difference between loosely coupled and multiprocessor (with tightly coupled system comaprison chart)," https://techdifferences.com/ Jul 2017. [Online]. Available: difference-between-loosely-coupled-and-tightly-coupled-multiprocessor-system.html (Accessed 2019-04-20).
- [4] L. Benini and G. De Micheli, "Networks on Chips: A new SoC paradigm," *Computer*, vol. 35, pp. 70–78, 02 2002.
- [5] D. Zhu, L. Chen, S. Yue, T. M. Pinkston, and M. Pedram, "Balancing On-Chip Network Latency in Multi-application Mapping for Chip-Multiprocessors," in 2014 IEEE 28th International Parallel and Distributed Processing Symposium, May 2014, pp. 872–881.
- [6] N. Chatterjee, S. Paul, and S. Chattopadhyay, "Fault-tolerant dynamic task mapping and scheduling for network-on-chip-based multicore platform," ACM Transactions on Embedded Computing Systems, vol. 16, pp. 1–24, 05 2017.
- [7] Xilinx, Spartan-6 FPGA Block RAM Resources, Xilinx.
- [8] Altera, Recommended HDL Coding Styles QII51007-9.0.0, Altera.
- [9] B. Lancaster, "FPGA-based RISC Microprocessor and Compiler," vol. 3.14, pp. 37–50. [Online]. Available: https://github.com/bendl/prco304 (Accessed March 2018).
- [10] Terasic Technologies, "SoC Platform Cyclone DE1-SoC Board." [Online]. Available: https://www.terasic.com.tw/cgi-bin/page/archive.pl?Language=English&No=836 (Accessed 2019-04-20).
- [11] MiniSpartan6+, Scarab Hardware, 2014. [Online]. Available: https://www.scarabhardware.com/minispartan6/ (Accessed 2019-04-20).
- [12] P. Kocher, D. Genkin, D. Gruss, W. Haas, M. Hamburg, M. Lipp, S. Mangard, T. Prescher, M. Schwarz, and Y. Yarom, "Spectre attacks: Exploiting speculative execution," arXiv preprint arXiv:1801.01203, 2018.

Appendix A - Code Listing

top_ms.v

The top level implementation file is described here.

```
module seven display # (
                     parameter INVERT = 1
             ) (
  \frac{3}{4}
                       input [3:0] n,
  5
6
7
                      output [6:0] segments
                      reg [6:0] bits;
  8
                      assign segments = (INVERT ? "bits : bits);
                    always @(n)
case (n)

4'h0: bits = 7'b0111111; // 0

4'h1: bits = 7'b0000110; // 1

4'h2: bits = 7'b1011011; // 2

4'h3: bits = 7'b1001111; // 3

4'h4: bits = 7'b1001101; // 4

4'h5: bits = 7'b1101101; // 6

4'h7: bits = 7'b1111101; // 6

4'h7: bits = 7'b111111; // 8

4'h9: bits = 7'b110111; // 8

4'h9: bits = 7'b110111; // 8

4'h8: bits = 7'b110111; // 8

4'h8: bits = 7'b110111; // 8

4'h8: bits = 7'b1110111; // 8

4'h8: bits = 7'b1110011; // 8

4'hC: bits = 7'b0111001; // 6
11
13
15
17
18
19
\frac{20}{21}
\frac{22}{23}
                              4'hC: bits = 7'b011100; // C
4'hC: bits = 7'b0111001; // C
4'hD: bits = 7'b1011110; // D
4'hE: bits = 7'b1111001; // E
26
27
                               4'hF: bits = 7'b1110001; // F
            endcase
endmodule
\frac{30}{31}
             // minispartan6+ XC6SLX9
            module top_ms # (
    parameter GPIO_PINS = 8
32
            ) (
34
\frac{36}{37}
                     input [3:0]
// UART
                                                         SW,
                     //input
output
// Peripherals
38
39
                                                              RXD,
40
41
42
                      output [7:0]
43
44
                     output [6:0] ssd0,
output [6:0] ssd1,
                      output [6:0] ssd2,
output [6:0] ssd3,
                      output [6:0] ssd4,
output [6:0] ssd5
50
            );
                     localparam POR_CLKS = 8;
reg [3:0] por_timer = 0;
reg por_done = 0;
reg por_reset = 1;
52
                     reg por_reset = 1;
always @(posedge CLK50)
   if (!por_done) begin
     por_reset <= 1;
     if (por_timer < POR_CLKS)
          por_timer <= por_timer + 1;
     else</pre>
55
56
60
                                                por_done <= 1;</pre>
                               else
                                       por_reset <= 0;
                      //wire [15:0]
                                                                      M_PADDR;
                      //wire
                                                                      M PWRITE:
                      //wire [5-1:0]
                                                                      M_PSELx;
                                                                                           // not shared
                      //wire
                                                                      M_PENABLE;
                      //wire [15:0]
                                                                      M_PWDATA;
                                                                      M_PRDATA; // input to intercon
M_PREADY; // input to intercon
                      //wire [15:0]
```

```
73
74
75
76
                             wire [7:0] gpio0;
wire [15:0] gpio1;
wire [7:0] gpio2;
                             vmicro16_soc soc (
.clk (CLK50),
  79
80
                                     .clk (CLK50),
.reset (por_reset | (~SW[0])),
   81
   82
                                         //.M_PADDR (M_PADDR),
//.M_PWRITE (M_PWRITE),
   83
   84
  85
86
                                         //.M_PSELx (M_PSELx),
//.M_PENABLE (M_PENABLE),
  87
88
                                         //.M_PWDATA
//.M_PRDATA
                                                                               (M_PWDATA), (M_PRDATA),
   89
                                         //.M_PREADY
                                                                             (M_PREADY),
   90
                                         .uart_tx (TXD),
.gpio0 (LEDS[3:0]),
  91
                                         .gpio1
                                                                  (gpio1), (gpio2),
  93
  95
                                         //.dbug0 (LEDS[3:0]),
.dbug1 (LEDS[7:4])
  97
  99
                            // SSD displays (split across 2 gpio ports 1 and 2)
wire [3:0] ssd_chars [0:5];
assign ssd_chars[0] = gpio1[3:0];
assign ssd_chars[1] = gpio1[7:4];
assign ssd_chars[2] = gpio1[11:8];
assign ssd_chars[3] = gpio1[15:12];
assign ssd_chars[4] = gpio2[3:0];
assign ssd_chars[6] = gpio2[7:4];
seven_display ssd_0 (.n(ssd_chars[0]), .segments (ssd0));
seven_display ssd_1 (.n(ssd_chars[1]), .segments (ssd1));
seven_display ssd_2 (.n(ssd_chars[2]), .segments (ssd2));
seven_display ssd_3 (.n(ssd_chars[3]), .segments (ssd3));
seven_display ssd_4 (.n(ssd_chars[4]), .segments (ssd3));
seven_display ssd_5 (.n(ssd_chars[5]), .segments (ssd4));
seven_display ssd_5 (.n(ssd_chars[5]), .segments (ssd5));
                              // SSD displays (split across 2 gpio ports 1 and 2)
101
103
104
105
106
107
108
109
110
111
112
113
114
                  endmodule
115
```

apb_intercon.v

The

```
module seven_display # (
    parameter INVERT = 1
) (
  3
                         input [3:0] n,
output [6:0] segments
   5\\6\\7\\8
                         reg [6:0] bits;
assign segments = (INVERT ? ~bits : bits);
   9
                        always @(n)

case (n)

4'h0: bits = 7'b0111111; // 0

4'h1: bits = 7'b0000110; // 1

4'h2: bits = 7'b1011011; // 2

4'h3: bits = 7'b1001111; // 3

4'h4: bits = 7'b1001101; // 5

4'h5: bits = 7'b1101101; // 5

4'h6: bits = 7'b11011101; // 6

4'h7: bits = 7'b1111101; // 6

4'h7: bits = 7'b1111111; // 8

4'h9: bits = 7'b110111; // 9

4'hA: bits = 7'b1101111; // A

4'hB: bits = 7'b1111100; // A

4'hC: bits = 7'b1111001; // C

4'hD: bits = 7'b1111001; // C

4'hF: bits = 7'b1111001; // C

4'hF: bits = 7'b111001; // F

endcase
 10
                         always @(n)
 \frac{11}{12}
13
 14
15
16
17
19
\frac{21}{22}
23
24
25
26
27
29
               endmodule
                // minispartan6+ XC6SLX9
31
               module top_ms # (
    parameter GPIO_PINS = 8
32
33
34
                         input
                                                                   CLK50,
35
36
37
                         input [3:0]
// UART
                                                              SW,
38
39
                          //input
                                                                        RXD,
                                                                 TXD,
                         output
// Peripherals
40
41
                         output [7:0]
                                                                 LEDS,
42
43
                         // SSDs
\frac{44}{45}
                         output [6:0] ssd0,
output [6:0] ssd1,
46
                         output [6:0] ssd2,
```

```
output [6:0] ssd3,
 48
                    output [6:0] ssd4.
                    output [6:0] ssd5
            );
  50
 51
52
                    localparam POR_CLKS = 8;
                    reg [3:0] por_timer = 0;
                    reg por_done = 0;
reg por_reset = 1;
always @(posedge CLK50)
  53
  54
  55
                           if (!por_done) begin
  por_reset <= 1;
  if (por_timer < POR_CLKS)
      por_timer <= por_timer + 1;
  else</pre>
 56
57
58
 59
60
 \frac{61}{62}
                                          por_done <= 1;</pre>
  63
                            else
  64
                                   por_reset <= 0;
 65
  66
                    //wire [15:0]
                                                              M_PADDR;
  67
                    //wire
                                                              M_PWRITE;
                    //wire [5-1:0]
                                                              M_PSELx;
                    //wire
//wire [15:0]
 69
70
71
72
73
74
75
76
77
                                                              M_PENABLE;
                                                              M_PWDATA;
                                                             M_PRDATA; // input to intercon
M_PREADY; // input to intercon
                     //wire [15:0]
                   wire [7:0] gpio0;
wire [15:0] gpio1;
wire [7:0] gpio2;
  78
79
                   vmicro16_soc soc (
    .clk (CLK50),
                                            (por_reset | (~SW[0])),
 81
                            .reset
                            //.M_PADDR
                                                      (M_PADDR),
  83
 84
85
                           //.M_PWRITE
//.M_PSELx
                                                      (M_PSELx),
  86
                            //.M_PENABLE
                                                      (M_PENABLE),
  87
                            //.M PWDATA
                                                      (M PWDATA).
 88
89
                            //.M_PRDATA
                                                      (M_PRDATA),
                            //.M_PREADY
                                                      (M_PREADY),
 90
 91
                            .uart_tx (TXD),
 92
93
                            .gpio0
                                             (LEDS[3:0]),
                                             (gpio1),
                             .gpio1
 94
                            .gpio2
                                             (gpio2),
                            //.dbug0 (LEDS[3:0]),
 96
 97
                            .dbug1 (LEDS[7:4])
 98
                    // SSD displays (split across 2 gpio ports 1 and 2) wire [3:0] ssd_chars [0:5];
100
101
                   wire [3:0] ssd_chars [0:5];
assign ssd_chars[0] = gpio1[3:0];
assign ssd_chars[1] = gpio1[7:4];
assign ssd_chars[2] = gpio1[11:8];
assign ssd_chars[3] = gpio1[15:12];
assign ssd_chars[4] = gpio2[3:0];
assign ssd_chars[5] = gpio2[7:4];
seven_display ssd_0 (.n(ssd_chars[0]), .segments (ssd0));
seven_display ssd_1 (.n(ssd_chars[1]), .segments (ssd1));
seven_display ssd_2 (.n(ssd_chars[2]), .segments (ssd2));
seven_display ssd_3 (.n(ssd_chars[3]), .segments (ssd3));
seven_display ssd_4 (.n(ssd_chars[4]), .segments (ssd3));
102
104
106
108
110
112
                    seven_display ssd_4 (.n(ssd_chars[4]), .segments (ssd4)); seven_display ssd_5 (.n(ssd_chars[5]), .segments (ssd5));
114
115
             endmodule
```

vmicro16.v

The single core RISC processor is defined in this file. It contains many submodules such as the decoder and local memory.

```
1 // This file contains multiple modules.
2 // Verilator likes 1 file for each module
3 /* verilator lint_off DECLFILENAME */
4 /* verilator lint_off BUNSED */
5 /* verilator lint_off BLKSEQ */
6 /* verilator lint_off BUNDTH */
7
8 // Include Vmicro16 ISA containing definitions for the bits
9 'include "vmicro16_isa.v"
10
11 'include "clog2.v"
12 'include "formal.v"
13
14
```

```
module vmicro16 bram apb # (
 19
             parameter BUS_WIDTH
parameter MEM_WIDTH
                                       = 16,
= 16,
 20
 21
 22
23
              parameter MEM_DEPTH
              parameter APB_PADDR
 24
25
        ) (
              input clk.
 26
27
             input reset,
// APB Slave to master interface
 28
              input ['clog2(MEM_DEPTH)-1:0] S_PADDR,
 29
                                                      S_PWRITE,
              input
 30
31
                                                      S_PSELx,
S_PENABLE,
              input
 32
              input [BUS_WIDTH-1:0]
                                                      S_PWDATA,
 34
              output [BUS_WIDTH-1:0]
                                                      S_PRDATA,
 35
                                                      S_PREADY
             output
 36
        );
              wire [MEM_WIDTH-1:0] mem_out;
 38
             assign S_PRDATA = (S_PSELx & S_PENABLE) ? mem_out : 16'h0000;
assign S_PREADY = (S_PSELx & S_PENABLE) ? 1'b1 : 1'b0;
assign we = (S_PSELx & S_PENABLE & S_PWRITE);
 40
 42
              always @(*)
 43
                   if (S_PSELx && S_PENABLE)
 44
                       $display($time, "\t\tMEM => %h", mem_out);
 46
             always @(posedge clk)
if (we)
 48
 49
                       $display($time, "\t\tBRAM[%h] <= %h", S_PADDR, S_PWDATA);</pre>
 50
 51
              vmicro16_bram # (
                  .MEM WIDTH (MEM WIDTH).
 52
 53
                   .MEM_DEPTH (MEM_DEPTH),
 54
                   .NAME
                                  ("BRAM")
 55
56
             ) bram_apb (
                                  (clk),
                  .clk
 57
                   .reset
                                  (reset),
 58
 59
                   .mem_addr
                                  (S_PADDR)
                                  (S_PWDATA),
 60
                   .mem_in
 61
                   .mem_we
                                  (we),
 62
                                  (mem_out)
                   .mem_out
 63
64
        endmodule
 65
 66
        // This module aims to be a SYNCHRONOUS, WRITE_FIRST BLOCK RAM
// https://www.xilinx.com/support/documentation/user_guides/ug473_7Series_Memory_Resources.pdf
// https://www.xilinx.com/support/documentation/user_guides/ug383.pdf
// https://www.xilinx.com/support/documentation/sw_manuals/xilinx2016_4/ug901-vivado-synthesis.pdf
 67
 68
 69
 70
 \frac{71}{72}
        module vmicro16_bram # (
 73
74
             parameter MEM_WIDTH parameter MEM_DEPTH
                                           = 16,
= 64,
 \frac{75}{76}
              parameter CORE ID
                                           = 0,
             parameter USE_INITS
 77
78
79
              parameter PARAM_DEFAULTS_RO = 0.
              parameter PARAM_DEFAULTS_R1 = 0,
              parameter PARAM_DEFAULTS_R2 = 0,
              parameter PARAM_DEFAULTS_R3 = 0,
 81
              parameter NAME
        ) (
              input clk,
 83
 84
              input reset,
 85
 86
              input
                            [`clog2(MEM_DEPTH)-1:0] mem_addr,
 87
                           [MEM_WIDTH-1:0]
              input
                                                          mem_in,
             output reg [MEM_WIDTH-1:0]
 89
                                                          mem_out
 90
 91
             // memory vector
 92
             reg [MEM_WIDTH-1:0] mem [0:MEM_DEPTH-1];
 93
 94
              // not synthesizable
 95
              integer i;
             initial begin
  for (i = 0; i < MEM_DEPTH; i = i + 1) mem[i] = 0;
  mem[0] = PARAM_DEFAULTS_R0;
  mem[1] = PARAM_DEFAULTS_R1;</pre>
 96
97
 98
 99
                   mem[2] = PARAM_DEFAULTS_R2;
100
                  mem[3] = PARAM_DEFAULTS_R3;
101
102
103
                  if (USE_INITS) begin
104
                       //`define TEST_SW
`ifdef TEST_SW
105
106
                       108
109
                        `define TEST_ASM
110
                        `ifdef TEST ASM
                        $readmemh("E:\\Projects\\uni\\vmicro16\\sw\\asm.s.hex", mem);
112
                         endif
                       //~define TEST_COMPILER
114
                        `ifdef TEST_COMPILER
             mem[0] = 16'h2f3f;
116
```

```
mem[1] = 16'h2903;

mem[2] = 16'h4100;

mem[3] = 16'h3fa1;

mem[4] = 16'h16e0;

mem[5] = 16'h26e0;

mem[6] = 16'h3fa1;

mem[7] = 16'h2890;

mem[8] = 16'h3fa1;

mem[10] = 16'h3fa1;

mem[10] = 16'h3fa1;

mem[11] = 16'h3fa1;
117
118
119
120
121
122
123
124
125
126
127
128
                       mem[12] = 16'h3fa1;
                       mem[13] = 16'h2892;
mem[14] = 16'h10da;
129
130
                       mem[15] = 16'h3fa1;
mem[16] = 16'h28a0;
mem[17] = 16'h10db;
131
133
                       mem[18] = 16'h3fa1;
mem[19] = 16'h2880:
134
135
                       mem[20] = 16'h10dc;
mem[21] = 16'h3fa1;
136
137
                        mem[22] = 16'h28b0;
                       mem[23] = 16'h10dd;
mem[24] = 16'h3fa1;
mem[25] = 16'h28b1;
139
141
                       mem[26] = 16'h10de;
mem[27] = 16'h3fa1;
142
143
                       mem[28] = 16'h08dc;
mem[29] = 16'h0800;
145
                       mem[30] = 16'h3fa1;
mem[31] = 16'h10e0;
147
                       mem[33] = 16'h10e0;

mem[32] = 16'h2801;

mem[33] = 16'h0be0;

mem[34] = 16'h37a1;

mem[35] = 16'h4b00;

mem[36] = 16'h5001;

mem[37] = 16'h2b00;
148
149
150
151
152
153
                       mem[38] = 16'h4860;
mem[39] = 16'h292c;
154 \\ 155
                       mem[40] = 16'h4101;
mem[41] = 16'h2864;
156
157
                        mem[42] = 16'h292e;
158
                       mem[42] = 16'h292e;
mem[43] = 16'h4100;
mem[44] = 16'h0000;
159
160
                       mem[45] = 16'h28c8;
161
                       mem[46] = 16'h0000;
mem[47] = 16'h08dc;
162
163
                       mem[48] = 16'h0800;
mem[49] = 16'h3fa1;
mem[50] = 16'h10e0;
164
165
166
                       mem[51] = 16'h2805;
mem[52] = 16'h0be0:
167
168
                       mem[52] = 16'h0be0;
mem[53] = 16'h37a1;
mem[54] = 16'h5860;
mem[55] = 16'h10df;
169
170
171
                       mem[56] = 16'h08df;
mem[57] = 16'h3fa1;
mem[58] = 16'h10e0;
172
174
                       mem[59] = 16'h2830;
mem[60] = 16'h0be0;
176
                       mem[60] = 16'h0be0;
mem[61] = 16'h37a1;
mem[62] = 16'h307f;
mem[63] = 16'h3fa1;
mem[64] = 16'h10e0;
178
180
                       mem[64] = 16'h10e0;

mem[66] = 16'h08db;

mem[66] = 16'h0be0;

mem[67] = 16'h37a1;

mem[68] = 16'h1300;

mem[69] = 16'h2832;
181
182
183
184
185
                       mem[70] = 16'h27c0;
186
187
                       mem[71] = 16'h0ee0;
mem[72] = 16'h37a1;
188
189
                       mem[73] = 16'h6000;
endif
190
191
                                         //~define TEST_COND
192
                                         ifdef TEST_COND
mem[0] = {`VMICR016_OP_MOVI,
mem[0] = {`VMICR016_OP_MOVI,
103
                                                                                                               3'h7, 8'hCO}; // lock
194
195
                                                                                                               3'h7, 8'hCO}; // lock
196
                                           endif
197
                                         //`define TEST_CMP
198
                                        ifdef TEST_CMP
mem[0] = {`VMICR016_OP_MOVI,
mem[1] = {`VMICR016_OP_MOVI,
mem[2] = {`VMICR016_OP_CMP,
199
200
                                                                                                               3'h0, 8'h0A};
                                                                                                               3'h1, 8'h0B};
3'h1, 3'h0, 5'h1};
201
202
203
                                           endif
204
                                        // define TEST_LWEX
    ifdef TEST_LWEX

mem[0] = { 'VMICRO16_OP_MOVI,
mem[1] = { 'VMICRO16_DP_LW,
mem[2] = { 'VMICRO16_OP_LWEX,
mem[4] = { 'VMICRO16_DP_LWEX,
    ...
}
205
206
207
                                                                                                               3'h0, 8'hC5}:
                                                                                                               3'h0, 3'h0, 5'h1};
3'h2, 3'h0, 5'h1};
3'h2, 3'h0, 5'h1};
208
209
                                                                                                               3'h3, 3'h0, 5'h1}:
211
213
                                         //`define TEST_MULTICORE 
`ifdef TEST_MULTICORE
215
```

```
\frac{216}{217}
                                                                mem[0] = {`VMICRO16_OP_MOVI,
mem[1] = {`VMICRO16_OP_MOVI,
                                                                                                                                                                             3'h0, 8'h90};
                                                                                                                                                                             3'h1, 8'h33};
                                                                mem[2] = {`VMICRO16_OP_SW,
mem[3] = {`VMICRO16_OP_MOVI,
                                                                                                                                                                             3'h1, 3'h0, 5'h0};
3'h0, 8'h80};
218
219
                                                                mem[4] = {`VMICRO16_OP_LW,
mem[5] = {`VMICRO16_OP_MOVI,
                                                                                                                                                                             3'h2, 3'h0, 5'h0};
3'h1, 8'h33};
220
221
                                                                mem[6] = (\text{VMICR016_0P_MOVI}, \text{mem}[7] = (\text{VMICR016_0P_MOVI}, \text{mem}[8] = (\text{VMICR016_0P_MOVI}, \text{mem}[9] = (\text{VMICR016_0P_SW}, \text{VMICR016_0P_SW}, \
222
                                                                                                                                                                             3'h1, 8'h33};
223
                                                                                                                                                                             3'h1. 8'h33}:
224
                                                                                                                                                                             3'h0, 8'h91};
225
                                                                                                                                                                             3'h2, 3'h0, 5'h0};
226
                                                                     endif
227
                                                                 //`define TEST_BR
`ifdef TEST_BR
228
 229
230
                                                                mem[0] = {`VMICR016_OP_MOVI,
mem[1] = {`VMICR016_OP_MOVI,
                                                                                                                                                                             3'h0, 8'h0};
3'h3, 8'h3};
                                                                mem[2] = ('VMICR016_OP_MOVI, 3'h1, 8'h2);

mem[3] = ('VMICR016_OP_ARITH_U, 3'h0, 3'h1, 5'b11111);

mem[4] = ('VMICR016_OP_BR, 3'h3, 'VMICR016_OP_BR_U);
232
 233
234
235
                                                                 mem[5] = {`VMICRO16_OP_MOVI,
                                                                                                                                                                             3'h0, 8'hFF};
236
                                                                    endif
237
                                                                //`define ALL_TEST
`ifdef ALL_TEST
238
240
                                                                 // Standard all test
241
                                                                  // REGSO
                                                                mem[0] = {`VMICRO16_OP_MOVI,
mem[1] = {`VMICRO16_OP_SW,
mem[2] = {`VMICRO16_OP_SW,
                                                                                                                                                                             3'h0, 8'h81};
3'h1, 3'h0, 5'h0}; // MMU[0x81] = 6
3'h2, 3'h0, 5'h1}; // MMU[0x82] = 6
242
244
                                                                mem[z] = { VMICRO16_DP_SW,
// GPI00
mem[3] = { VMICRO16_DP_MOVI,
mem[4] = { VMICRO16_DP_MOVI,
mem[5] = { VMICRO16_DP_SW,
245
                                                                                                                                                                             3'h0, 8'h90};
246
                                                                                                                                                                             3'h1, 8'hD};
3'h1, 3'h0, 5'h0};
3'h2, 3'h0, 5'h0};
247
248
249
                                                                 mem[6] = {`VMICRO16_OP_LW,
250
                                                                  // TIMO
                                                                mem[7] = {`VMICRO16_OP_MOVI,
mem[8] = {`VMICRO16_OP_LW,
251
                                                                                                                                                                             3'h0, 8'h07};
                                                                                                                                                                             3'h3, 3'h0, 5'h03};
252
                                                                // UARTO
mem[9] = {`VMICRO16_OP_MOVI,
253
\frac{253}{254}
                                                                                                                                                                                 3'h0, 8'hA0};
                                                                                                                                                                                                                                              // UARTO
                                                                                                                                                                                3'h1, 8'h41}; // ascii A
3'h1, 8'h40, 5'h0};
3'h1, 8'h42}; // ascii B
3'h1, 3'h0, 5'h0};
                                                                mem[10] = {`VMICRO16_OP_MOVI,
mem[11] = {`VMICRO16_OP_SW,
mem[12] = {`VMICRO16_OP_MOVI,
255
256
257
                                                                mem[13] = {`VMICRO16_OP_SW,
mem[14] = {`VMICRO16_OP_MOVI,
mem[15] = {`VMICRO16_OP_SW,
258
                                                                                                                                                                                 3'h1, 8'h43}; // ascii C
3'h1, 3'h0, 5'h0};
259
260
                                                                mem[16] = {`VMICRO16_OP_MOVI,
mem[17] = {`VMICRO16_OP_SW,
                                                                                                                                                                                 3'h1, 8'h44}; // ascii D
3'h1, 3'h0, 5'h0};
261
 262
                                                                mem[18] = {`VMICRO16_OP_MOVI,
mem[19] = {`VMICRO16_OP_SW,
                                                                                                                                                                                 3'h1, 8'h45}; // ascii D
3'h1, 3'h0, 5'h0};
263
 264
                                                                                                                                                                                3'h1, 8'h46}; // ascii E
3'h1, 3'h0, 5'h0};
265
                                                                 mem[20] = {`VMICRO16_OP_MOVI,
                                                                mem[21] = {`VMICRO16_OP_SW,
266
267
                                                                  // BRAMO
                                                                268
                                                                                                                                                                                 3'h0, 8'hC0};
                                                                                                                                                                                3'h1, 8'hA};
3'h1, 3'h0, 5'h5};
269
270
271
                                                                                                                                                                                 3'h2, 3'h0, 5'h5};
                                                                  // GPIO1 (SSD 24-bit port)
                                                                mem[26] = {`VMICRO16_OP_MOVI,
mem[27] = {`VMICRO16_OP_MOVI,
mem[28] = {`VMICRO16_OP_SW,
273
                                                                                                                                                                                 3'h0. 8'h91}:
274
                                                                                                                                                                                 3'h1, 8'h12};
                                                                                                                                                                                 3'h1, 3'h0, 5'h0};
3'h2, 3'h0, 5'h0};
275
                                                                 mem[29] = {`VMICRO16_OP_LW,
277
                                                                 // GPI02
                                                                mem[30] = {\text{`VMICRO16_OP_MOVI,}}
mem[31] = {\text{`VMICRO16_OP_MOVI,}}
279
                                                                                                                                                                                 3'h1, 8'h56};
                                                                 mem[32] = { VMICRO16_OP_SW,
                                                                                                                                                                                 3'h1, 3'h0, 5'h0};
281
                                                                    endif
282
                                                                 //`define TEST BRAM
283
284
                                                                    ifdef TEST_BRAM
                                                                 // 2 core BRAMO test
285
286
                                                                mem[0] = {`VMICRO16_OP_MOVI,
mem[1] = {`VMICRO16_OP_MOVI,
                                                                                                                                                                             3'h0, 8'hC0};
3'h1, 8'hA};
287
288
                                                                mem[2] = { VMICRO16_OP_SW, mem[3] = { VMICRO16_OP_LW,
                                                                                                                                                                             3'h1, 3'h0, 5'h5};
3'h2, 3'h0, 5'h5};
289
290
                                                                    endif
                                                  end
291
292
                                      end
293
294
                                     always @(posedge clk) begin
    // synchronous WRITE_FIRST (page 13)
295
                                                   if (mem_we) begin
    mem[mem_addr] <= mem_in;</pre>
296
 297
                                                                $\text{$\text{display($time, "\t\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\exititt{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\exititt{$\exititt{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\text{$\tex{
298
299
                                                    end else
300
301
                                                                mem_out <= mem[mem_addr];</pre>
302
                                      end
 303
                                      // TODO: Reset impl = every clock while reset is asserted, clear each cell // one at a time, mem[i++] <= 0  
304
 305
                        endmodule
306
307
308
                        module vmicro16_core_mmu # (
                                    parameter MEM_WIDTH parameter MEM_DEPTH
                                                                                                                       = 16.
310
312
                                     parameter CORE_ID = 3'h0,
parameter CORE_ID_BITS = `clog2(`CORES)
314
```

```
315
               input clk.
316
317
               input reset,
318
               input req,
output busy,
319
320
321
               // From core
322
323
               input
                               [MEM WIDTH-1:0] mmu addr.
                               [MEM_WIDTH-1:0] mmu_in,
324
               input
325
                                                       mmu_we
326
                                                      mmu_lwex,
               input
\frac{327}{328}
               output reg [MEM_WIDTH-1:0] mmu_out,
329
               // interrupts
               output reg ['DATA_WIDTH*'DEF_NUM_INT-1:0] ints_vector, output reg ['DEF_NUM_INT-1:0] ints_mask,
331
332
333
334
               // TO APB interconnect
               output reg [ APB_WIDTH-1:0] M_PADDR,
output reg M_PWRITE
335
336
                                                        M_PWRITE,
337
               output reg
                                                        M PSELx.
               output reg
               output reg [MEM_WIDTH-1:0] M_PWDATA,
// from interconnect
339
340
                              [MEM_WIDTH-1:0] M_PRDATA,
341
               input
               input
343
         ):
               localparam MMU_STATE_T1 = 0;
localparam MMU_STATE_T2 = 1;
344
345
346
                localparam MMU_STATE_T3 = 2;
                                                  = MMU STATE T1:
347
               reg [1:0] mmu_state
348
               reg [MEM_WIDTH-1:0] per_out = 0;
wire [MEM_WIDTH-1:0] tim0_out;
349
350
351
\frac{352}{353}
               assign busy = req || (mmu_state == MMU_STATE_T2);
              // tightly integrated memory usage
wire tim0_en = (mmu_addr >= `DEF_MMU_TIM0_S)
    && (mmu_addr <= `DEF_MMU_TIM0_E);
wire sreg_en = (mmu_addr >= `DEF_MMU_SREG_S)
    && (mmu_addr <= `DEF_MMU_SREG_E);
wire intv_en = (mmu_addr >= `DEF_MMU_INTSV_S);
    && (mmu_addr <= `DEF_MMU_INTSV_E);
wire intm_en = (mmu_addr >= `DEF_MMU_INTSM_S)
    && (mmu_addr <= `DEF_MMU_INTSM_S);
354
355
356
357
358
359
360
361
362
363
364
               wire apb_en
                                  = !(|{tim0_en, sreg_en, intv_en, intm_en});
               wire intm_we = (intm_en && mmu_we);
wire intm_we = (intm_en && mmu_we);
365
366
367
368
369
               // Special register selects
               localparam SPECIAL_REGS = 8;
wire [MEM_WIDTH-1:0] sr_val;
370
372
               // Interrupt vector and mask
373
               initial ints_vector = 0;
initial ints_mask = 0;
wire [2:0] intv_addr = mmu_addr[^clog2(^DEF_NUM_INT)-1:0];
always @(posedge clk)
    if (intv_we)
374
376
378
379
                           ints_vector[intv_addr*`DATA_WIDTH +: `DATA_WIDTH] <= mmu_in;</pre>
380
               always @(posedge clk)
if (intm_we)
381
382
383
                           ints_mask <= mmu_in;
384
385
386
               always @(ints_vector)
                     387
388
389
390
                          ints_vector[2* DATA_WIDTH +: DATA_WIDTH],
ints_vector[3*`DATA_WIDTH +: `DATA_WIDTH],
ints_vector[4*`DATA_WIDTH +: `DATA_WIDTH],
391
392
393
                          ints_vector[5*`DATA_WIDTH +: `DATA_WIDTH],
ints_vector[6*`DATA_WIDTH +: `DATA_WIDTH],
394
395
                           ints_vector[7*`DATA_WIDTH +: `DATA_WIDTH]
396
397
398
               always @(intm_we)
                     $display($time, "\tC%d\t\tintm_we W: %b", CORE_ID, ints_mask);
399
400
               401
402
403
404
405
406
407
                     else
                                              mmu_out = per_out;
               // APB master to slave interface
409
               // APB master to stave interface
always @(posedge clk)
   if (reset) begin
       mmu_state <= MMU_STATE_T1;
       M_PENABLE <= 0;</pre>
411
413
```

```
\frac{414}{415}
                           M_PADDR <= 0;
M_PWDATA <= 0;</pre>
                           M_PSELx <= 0;
M_PWRITE <= 0;
417
419
                     else
420
                           casex (mmu_state)
    MMU_STATE_T1: begin
421
                                      STATE_T1: begin

if (req && apb_en) begin

M_PADDR <= (mmu_lwex, mmu_swex, CORE_ID[CORE_ID_BITS-1:0], mmu_addr[MEM_WIDTH-1:0]);

M_PWDATA <= mmu_in;

M_PSELx <= 1;
422
423
424
425
\frac{426}{427}
                                            M_PWRITE <= mmu_we;
428
                                            mmu_state <= MMU_STATE_T2;</pre>
                                 end
430
431
                                 `ifdef FIX T3
432
433
                                      MMU_STATE_T2: begin
                                            M_PENABLE <= 1;
434
435
                                            if (M_PREADY == 1'b1) begin
    mmu_state <= MMU_STATE_T3;
end</pre>
436
438
439
440
                                      MMU_STATE_T3: begin
442
                                            // Slave has output a ready signal (finished)
                                            // Slave has out
M_PENABLE <= 0;
M_PADDR <= 0;
M_PWDATA <= 0;
M_PSELx <= 0;
M_PWRITE <= 0;
444
446
447
                                            // Clock the peripheral output into a reg,
// to output on the next clock cycle
per_out <= M_PRDATA;
448
449
450
\frac{451}{452}
                                            mmu_state <= MMU_STATE_T1;</pre>
453
                                       end
                                 `else
454
                                      se
// No FIX_T3
MMU_STATE_T2: begin
if (M_PREADY == 1'b1) begin
M_PENABLE <= 0;
455
456
457
458
\frac{459}{460}
                                                  M_PADDR <= 0;
M_PWDATA <= 0;
                                                  M_PSELx <= 0;
M_PWRITE <= 0;
461
462
                                                  // Clock the peripheral output into a reg,
// to output on the next clock cycle
463
464
465
                                                  per_out <= M_PRDATA;
466
467
                                                  mmu_state <= MMU_STATE_T1;</pre>
468
                                                 M_PENABLE <= 1;
469
471
                                       end
                                `endif
473
                           endcase
475
                vmicro16 bram # (
                     .MEM_WIDTH (MEM_WIDTH),
.MEM_DEPTH (SPECIAL_REGS),
477
                      .USE_INITS (0),
.PARAM_DEFAULTS_RO (CORE_ID),
479
                      PARAM_DEFAULTS_R1 (CORES),
.PARAM_DEFAULTS_R2 (APB_BRAMO_CELLS),
.PARAM_DEFAULTS_R3 (SLAVES),
480
481
482
483
                      .NAME
                                      ("ram_sr")
484
               ) ram_sr (
485
                                       (clk),
486
                      .reset
                                       (reset)
                                       (mmu_addr[`clog2(SPECIAL_REGS)-1:0]),
                      .mem_addr
487
488
                      .mem_in
                                       (),
489
                      .mem_we
                                       (),
490
                     .mem_out
                                       (sr_val)
491
\frac{492}{493}
                // Each M core has a TIMO scratch memory
                vmicro16_bram # (
.MEM_WIDTH (MEM_WIDTH),
494
495
496
                      .MEM_DEPTH
                                      (MEM_DEPTH),
497
                      .USE_INITS
                                       (0),
498
                      NAME
                                       ("TIMO")
499
                ) TIMO (
500
                     .clk
.reset
                                       (clk).
501
                                       (reset),
                                      (mmu_addr[7:0]), (mmu_in),
502
                      .{\tt mem\_addr}
                      .mem_in
504
                      .mem we
                                       (timO we).
505
                      .mem_out
                                       (timO_out)
506
               ):
508
510
          module vmicro16_regs # (
               parameter CELL_WIDTH
512
                                                       = 16.
```

```
= 8,
= `clog2(CELL_DEPTH),
513
             parameter CELL_DEPTH
514
             parameter CELL SEL BITS
                                                = 0,
515
             parameter CELL_DEFAULTS
             parameter DEBUG_NAME
516
517 \\ 518
             parameter CORE_ID = 0,
parameter PARAM_DEFAULTS_RO = 16'h0000,
             parameter PARAM_DEFAULTS_R1 = 16'h0000,
parameter PARAM_DEFAULTS_R2 = 16'h0000
519
520
       ) (
521
522
             input clk,
             input cik,
input reset,
// Dual port register reads
523
524
                           [CELL_SEL_BITS-1:0] rs1, // port 1
[CELL_WIDTH-1 :0] rd1,
525
526
             output
                             [CELL_SEL_BITS-1:0] rs2, // port 2
[CELL_WIDTH-1 :0] rd2,
527
             //input
             //output
             // EX/WB final stage write back
529
530
             input
input [CELL_SEL_BITS-1:0]
531
                                                     พร1
532
             input [CELL_WIDTH-1:0]
                                                     wd
533
       );
             reg [CELL_WIDTH-1:0] regs [0:CELL_DEPTH-1] /*verilator public_flat*/;
535
             // Initialise registers with default values
             // Really only used for special registers used by the soc // TODO: How to do this on reset?
537
538
             integer i;
initial
539
541
                  if (CELL DEFAULTS)
542
                       $readmemh(CELL_DEFAULTS, regs);
                  else begin
for(i = 0; i < CELL_DEPTH; i = i + 1)
543
544
                       regs[i] = 0;
regs[i] = 0;
regs[0] = PARAM_DEFAULTS_R0;
regs[1] = PARAM_DEFAULTS_R1;
regs[2] = PARAM_DEFAULTS_R2;
545
546
547
548
549
                       end
550
551
             always @(regs)
552
                  $display($time, "\tC%02h\t\t| %h %h %h %h | %h %h %h %h ",
553
                       CORE ID.
554
                       regs[0], regs[1], regs[2], regs[3],
555
                       \verb"regs[4]", \verb"regs[5]", \verb"regs[6]", \verb"regs[7]");
556
557
             always @(posedge clk)
                  if (reset) begin
  for(i = 0; i < CELL_DEPTH; i = i + 1)</pre>
558
559
                       regs[i] <= 0;
regs[0] <= PARAM_DEFAULTS_RO;
560
                       regs[1] <= PARAM_DEFAULTS_R1;
562
563
                  else if (we) begin
564
                       565
566
567
                 // Perform the write regs[ws1] <= wd; end
568
569
570
572
             // sync writes, async reads
             assign rd1 = regs[rs1];
//assign rd2 = regs[rs2];
574
576
578
579
        module vmicro16_regs_apb # (
            parameter BUS_WIDTH parameter DATA_WIDTH
                                                = 16.
580
581
             parameter CELL_DEPTH
                                                = 8,
582
             parameter PARAM_DEFAULTS_R0 = 0,
parameter PARAM_DEFAULTS_R1 = 0
583
584
585
        ) (
             input clk,
586
             input reset,
// APB Slave to master interface
587
588
589
             input ['clog2(CELL_DEPTH)-1:0] S_PADDR,
590
                                                     S_PWRITE,
             input
\frac{591}{592}
                                                     S_PSELx,
S_PENABLE,
             input
593
             input [DATA_WIDTH-1:0]
                                                      S_PWDATA,
594
595
             output [DATA_WIDTH-1:0]
                                                      S_PRDATA,
596
                                                     S_PREADY
             output
597
       );
598
             wire [DATA_WIDTH-1:0] rd1;
599
             assign S_PRDATA = (S_PSELx & S_PENABLE) ? rd1 : 16'h0000;
assign S_PREADY = (S_PSELx & S_PENABLE) ? 1'b1 : 1'b0;
assign reg_we = (S_PSELx & S_PENABLE & S_PWRITE);
600
601
602
603
604
605
                  if (reg_we)
                       $display($time, "\t\tREGS_APB[%h] <= %h", S_PADDR, S_PWDATA);</pre>
607
608
                   rassert(reg_we == (S_PSELx & S_PENABLE & S_PWRITE))
609
             vmicro16_regs # (
611
```

```
612
                   .CELL_DEPTH
                                              (CELL_DEPTH),
613
                   .CELL WIDTH
                                              (DATA WIDTH).
                   .PARAM_DEFAULTS_RO (PARAM_DEFAULTS_RO),
.PARAM_DEFAULTS_R1 (PARAM_DEFAULTS_R1)
614
615
              ) regs_apb (
.clk (clk),
616
617
618
                   .reset (reset)
619
620
                   .rs1
                              (S PADDR).
621
                   .rd1
                              (rd1),
622
623
                   //.rs2
624 \\ 625
                   //.rd2
                                 (),
626
                   .we
                              (reg_we),
(S_PADDR),
                   .ws1
628
                   .wd
                              (S_PWDATA) // either alu_c or mem_out
629
630
         endmodule
631
632
633
634
         module vmicro16_gpio_apb # (
              parameter BUS_WIDTH = 16,
parameter DATA_WIDTH = 16,
636
637
                                     = 8,
= "GPIO"
638
              parameter PORTS
              parameter NAME
640
        ) (
642
              input reset,
643
              // APB Slave to master interface
                                                        S_PADDR, // not used (optimised out)
              input [0:0] input
644
645
                                                        S_PWRITE,
              input
input
                                                        S PSELx.
646
647
                                                        S PENABLE.
              input [DATA_WIDTH-1:0]
648
                                                        S_PWDATA,
649 \\ 650
              output [DATA_WIDTH-1:0]
                                                         S_PRDATA,
651
                                                        S_PREADY,
              output reg [PORTS-1:0]
652
                                                        gpio
653
        );
              assign S_PRDATA = (S_PSELx & S_PENABLE) ? gpio : 16'h0000;
assign S_PREADY = (S_PSELx & S_PENABLE) ? 1'b1 : 1'b0;
assign ports_we = (S_PSELx & S_PENABLE & S_PWRITE);
654
655
656
657
658
              always @(posedge clk)
                   if (reset)
gpio <= 0;
659
660
                     Spirot spirot spirot segin start (ports_we) begin start (ports_we) begin start (ports_1:0]; gpio <= S_PWDATA[PORTS_1:0];
661
662
663
                    end
664
         endmodule
665
666
667
         // Decoder is hard to parameterise as it's very closely linked to the ISA.
668
669
         module vmicro16 dec # (
              parameter INSTR_WIDTH = 16,
parameter INSTR_OP_WIDTH = 5,
parameter INSTR_RS_WIDTH = 3,
670
671
              parameter ALU_OP_WIDTH = 5
673
              //input clk, // not used yet (all combinational)
//input reset, // not used yet (all combinational)
675
677
678
              input [INSTR_WIDTH-1:0] instr,
679
              output [INSTR_OP_WIDTH-1:0] opcode,
output [INSTR_RS_WIDTH-1:0] rd,
680
681
682
              output [INSTR_RS_WIDTH-1:0] ra,
output [3:0] imm
683
684 \\ 685
              output [7:0]
output [11:0]
                                                   imm12,
686
              output [4:0]
687
              // This can be freely increased without affecting the isa {\tt output\ reg\ [ALU_OP\_WIDTH-1:0]\ alu\_op,}
688
689
690
691
              output reg has_imm4,
              output reg has_imm8,
output reg has_imm12,
692
693
694
              output reg has_we,
              output reg has_br,
output reg has_mem,
695
696
              output reg has_mem_we,
output reg has_cmp,
697
698
699
              output halt, output intr,
700
702
703
              output reg has_lwex,
704
              output reg has_swex
              // TODO: Use to identify bad instruction and
706
                        raise exceptions
              //,output is_bad
708
710
              assign opcode = instr[15:11];
```

```
711
                                    = instr[10:8];
                assign rd
712
                assign ra
                                     = instr[7:5]:
                                   = instr[3:0];
= instr[7:0];
713
714
                assign imm8
                assign imm12 = instr[11:0];
assign simm5 = instr[4:0];
716
                // exme_op
always @(*) case (opcode)
   `VMICRO16_OP_SPCL: casez(instr[11:0])
718
719
720
                            `VMICRO16_OP_SPCL_NOP,
`VMICRO16_OP_SPCL_HALT,
721
722
723 \\ 724
                                                                   alu_op = `VMICRO16_ALU_NOP;
alu_op = `VMICRO16_ALU_NOP; endcase
                             `VMICRO16_OP_SPCL_INTR:
                            default:
725
                                                                  alu_op = `VMICRO16_ALU_LW;
alu_op = `VMICRO16_ALU_SW;
alu_op = `VMICRO16_ALU_LW;
alu_op = `VMICRO16_ALU_SW;
                      `VMICRO16_OP_LW:
727
                      `VMICRO16_OP_SW:
728
                       `VMICRO16_OP_LWEX:
729
                       `VMICRO16 OP SWEX:
                                                                   alu_op = `VMICRO16_ALU_MOV;
alu_op = `VMICRO16_ALU_MOVI;
                       `VMTCRO16 OP MOV:
731
                      `VMICRO16_OP_MOVI:
733
                                                                  alu_op = `VMICRO16_ALU_BR;
alu_op = `VMICRO16_ALU_MULT;
                      `VMICRO16_OP_BR:
735
                      `VMICRO16 OP MULT:
                                                                   alu_op = `VMICRO16_ALU_CMP;
alu_op = `VMICRO16_ALU_SETC;
                      `VMTCRO16 OP CMP:
737
                      `VMICRO16_OP_SETC:
739
                      `VMICRO16_OP_BIT: cas
`VMICRO16_OP_BIT_OR:
                                                       casez (simm5)
                                                                  alu_op = `VMICRO16_ALU_BIT_OR;
741
                                                                 alu_op = 'VMICRO16_ALU_BIT_UR;
alu_op = 'VMICRO16_ALU_BIT_XOR;
alu_op = 'VMICRO16_ALU_BIT_NOT;
alu_op = 'VMICRO16_ALU_BIT_NOT;
alu_op = 'VMICRO16_ALU_BIT_ISHFT;
alu_op = 'VMICRO16_ALU_BIT_RSHFT;
alu_op = 'VMICRO16_ALU_BAD; endcase
                             `VMICRO16_OP_BIT_XOR:
743
                             VMTCRO16 OP BIT AND:
744
                             `VMICRO16_OP_BIT_NOT:
745
                             VMICRO16 OP BIT LSHFT:
746
                             `VMICRO16_OP_BIT_RSHFT:
747
                            default:
749
                     `VMICRO16_OP_ARITH_U:
                                                             casez (simm5)
                            `VMICRO16_OP_ARITH_UADD: alu_op = `VMICRO16_ALU_ARITH_UADD;

`VMICRO16_OP_ARITH_USUB: alu_op = `VMICRO16_ALU_ARITH_USUB;

`VMICRO16_OP_ARITH_UADDI: alu_op = `VMICRO16_ALU_ARITH_UADDI;
750
751
752
                                                                  alu_op = `VMICRO16_ALU_BAD; endcase
753
                            default:
754
                      `VMICRO16_OP_ARITH_S:
                                                             casez (simm5)
755
                            `VMICRO16_OP_ARITH_SADD: alu_op = `VMICRO16_ALU_ARITH_SADD;

`VMICRO16_OP_ARITH_SSUB: alu_op = `VMICRO16_ALU_ARITH_SSUB;
756
757
                             `VMICRO16_OP_ARITH_SSUBI: alu_op = `VMICRO16_ALU_ARITH_SSUBI; default: alu_op = `VMICRO16_ALU_BAD; endcase
758
760
761
                     default: begin
                           alu_op = `VMICRO16_ALU_NOP;
$display($time, "\tDEC: unknown opcode: ½h ... NOPPING", opcode);
762
763
                      end
764
765
766
                // Special opcodes
                // special opcodes
//assign nop == ((opcode == `VMICR016_0P_SPCL) & (~instr[0]));
assign halt = ((opcode == `VMICR016_0P_SPCL) & instr[0]);
assign intr = ((opcode == `VMICR016_0P_SPCL) & instr[1]);
768
770
772
                // Register writes
                always @(*) case (opcode)
    `VMICRO16_OP_LWEX,
774
                       `VMICRO16_OP_SWEX,
776
                       VMTCRO16 OP LW.
                      `VMICRO16_OP_MOV,
778
                       'VMICRO16 OP MOVI.
                      //`VMICRO16_OP_MOVI_L,
`VMICRO16_OP_ARITH_U,
779
780
                      `VMICRO16_OP_ARITH_S,
`VMICRO16_OP_SETC,
782
783
                      `VMICRO16_OP_BIT,
`VMICRO16_OP_MULT:
                                                          has_we = 1'b1;
784
785
                     default:
                                                          has_we = 1'b0;
786
                endcase
787
                // Contains 4-bit immediate
788
789
                always @(*)
                      if( ((opcode == `VMICRO16_OP_ARITH_U) && (simm5[4] == 0)) ||
790
                            ((opcode == `VMICRO16_OP_ARITH_S) && (simm5[4] == 0)) )
791
                            has_imm4 = 1'b1;
793
                      else
794
                           has_imm4 = 1'b0;
795
796
                // Contains 8-bit immediate
797
                has_imm8 = 1'b1;
has_imm8 = 1'b0;
799
                       `VMICRO16_OP_BR:
                      default:
801
                endcase
802
                //// Contains 12-bit immediate
//always @(*) case (opcode)
// `VMICRO16_OP_MOVI_L: h
803
                // VMICRO16
// default:
                                                           has imm12 = 1'b1:
805
                                                            has_imm12 = 1'b0;
806
                //endcase
807
               // Will branch the pc
809
```

```
810
811
812
              endcase
813
814
              // Requires external memory
815
816
             817
                  VMICRO16_OP_SW,

VMICRO16_OP_LWEX,
818
819
820
                   `VMICRO16_OP_SWEX: has_mem = 1'b1;
821
                                           has_mem = 1'b0;
                  default:
822
823
              endcase
             // Requires external memory write
always @(*) case (opcode)
   `VMICRO16_OP_SW,
824
826
                   `VMICRO16_OP_SWEX: has_mem_we = 1'b1;
827
                                           has_mem_we = 1'b0;
828
                  default:
829
830
831
             // Affects status registers (cmp instructions)
832
834
835
836
              // Performs exclusive checks
             always @(*) case (opcode)

'VMICRO16_OP_LWEX: has_lwex = 1'b1;
default: has_lwex = 1'b0;
838
839
840
841
842
843
              always @(*) case (opcode)
                   VMICRO16_OP_SWEX: has_swex = 1'b1;
default: has_swex = 1'b0;
844
845
                 default:
846
             endcase
847
848
         endmodule
849
        module vmicro16_alu # (
            parameter OP_WIDTH = 5,
parameter DATA_WIDTH = 16,
parameter CORE_ID = 0
850
851
852
853
854
        ) (
855
856
             // input clk, // TODO: make clocked
             input    [OP_WIDTH-1:0]    op,
input         [DATA_WIDTH-1:0]    a, // rs1/dst
input         [DATA_WIDTH-1:0]    b, // rs2
input         [3:0]         flags,
output reg    [DATA_WIDTH-1:0]    c
857
859
860
861
862
             localparam TOP_BIT = (DATA_WIDTH-1);
863
864
             // 17-bit register
             reg [DATA_WIDTH:0] cmp_tmp = 0; // = {carry, [15:0]}
wire r_setc;
865
867
868
             always @(*) begin
869
                                      cmp_tmp = 0;
                                       case (op)
                   // branch/nop, output nothing
871
                   VMICRO16_ALU_NOP:
                                                c = {DATA_WIDTH{1'b0}};
873
                   // load/store addresses (use value in rd2)
875
                    VMTCRO16 ALU LW.
876
                   `VMICRO16_ALU_SW:
                   // bitwise operations
`VMICRO16_ALU_BIT_OR:
877
                                                    c = a | b;
c = a ^ b;
c = a & b;
878
                   `VMICRO16_ALU_BIT_XOR:
879
880
                   `VMICRO16_ALU_BIT_AND:
`VMICRO16_ALU_BIT_NOT:
                                                     c = a & b;
c = ~(b);
881
                   882
883
884
                   `VMICRO16_ALU_MOV:
885
                   `VMICRO16_ALU_MOVI:

`VMICRO16_ALU_MOVI_L:
886
887
888
889
                   `VMICRO16_ALU_ARITH_UADD: c = a + b;
'VMICRO16_ALU_ARITH_USUB: c = a - b;
// TODO: ALU should have simm5 as input
890
891
892
                   `VMICRO16_ALU_ARITH_UADDI: c = a + b;
893
                   `ifdef DEF_ALU_HW_MULT
894
                         VMICRO16_ALU_MULT: c = a * b;
895
896
                   `endif
897
                   `VMICRO16_ALU_ARITH_SADD: c = $signed(a) + $signed(b); 

`VMICRO16_ALU_ARITH_SSUB: c = $signed(a) - $signed(b); 

// TODO: ALU should have simm5 as input
898
900
901
                    TVMICRO16_ALU_ARITH_SSUBI: c = $signed(a) - $signed(b);
902
                   `VMICRO16_ALU_CMP: begin
                       // TODO: Do a-b in 17-bit register
// Set zero, overflow, carry, signed bits in result
904
905
906
                        cmp\_tmp = a - b;
907
908
```

```
909
                                Negative condition code flag
 910
                        // Z
                                 {\tt Zero}\ {\tt condition}\ {\tt code}\ {\tt flag}
                        // C
                                 Carry condition code flag
 912
                                Overflow condition code flag
                        c['VMICRO16_SFLAG_N] = cmp_tmp[TDP_BIT];
c['VMICRO16_SFLAG_Z] = (cmp_tmp == 0);
c['VMICRO16_SFLAG_C] = 0; //cmp_tmp[TDP_BIT+1]; // not used
 913
 914
 915
 916
                        // Overflow flag
 917
                        // https://stackoverflow.com/questions/30957188/
 918
                        // https://github.com/bendl/prco304/blob/master/prco_core/rtl/prco_alu.v#L50 case(cmp_tmp[TOP_BIT+1:TOP_BIT])
 919
 920
                             2'b01: c[`VMICRO16_SFLAG_V] = 1;
2'b10: c[`VMICRO16_SFLAG_V] = 1;
 921
 922
 923
                             default: c[`VMICRO16_SFLAG_V] = 0;
 925
 926
                        $display($time, "\tC%02h: ALU CMP: %h %h = %h = %b", CORE_ID, a, b, cmp_tmp, c[3:0]);
 927
 928
                    `VMICRO16_ALU_SETC: c = { {15{1'b0}}, r_setc };
 929
 930
 931
                    // TODO: Parameterise
                        sogn

display($time, "\tALU: unknown op: %h", op);
c = 0;
cmp_tmp = 0;
 933
 934
 935
 937
                             endcase
 938
 939
 940
              branch setc_check (
                   .flags
                                  (flags)
 941
 942
                                  (b[7:0])
 943
                    .en
                                  (r setc)
 944
              );
         endmodule
 945
 946 \\ 947
         // flags = 4 bit r_cmp_flags register
         // Inags = 4 bit YMICRO16_OP_BR_? value. See vmicro16_isa.v
module branch (
   input [3:0] flags,
   input [7:0] cond,
 948
 949
 950
 951
 952
              output reg
 953
         );
 954
955
              always @(*)
                  956
 957
 958
 959
 960
 961
 962
 963
 964
                                                       (flags[`VMICRO16_SFLAG_N] != flags[`VMICRO16_SFLAG_V]);
 965
                        default:
 966
                   endcase
 967
         endmodule
 968
 969
 970
 971
         module vmicro16_core # (
              parameter DATA_WIDTH
parameter MEM_INSTR_DEPTH
 972
                                                = 16,
 973
              parameter MEM_SCRATCH_DEPTH = 64,
parameter MEM_WIDTH = 16,
 974
 975
 976
              parameter CORE_ID
                                                 = 3'h0
        ) (
 978
 979
 980
              input
                              reset,
 981
982
              output [7:0] dbug,
 983
              // interrupt sources
 984
              input ['DEF_NUM_INT-1:0] ints,
input ['DEF_NUM_INT*'DATA_WIDTH-1:0] ints_data,
 985
 986
 987
988
              output [`DEF_NUM_INT-1:0]
              // APB master to slave interface (apb_intercon)
output [`APB_WIDTH-1:0] w_PADDR,
 989
 990
 991
              output
                                                 w_PWRITE,
 992
                                                 w_PSELx,
              output
 993
              output
                                                 w PENABLE.
                        [DATA_WIDTH-1:0]
 994
                                                 w_PWDATA,
              output
 995
              input
                        [DATA_WIDTH-1:0]
                                                 w PRDATA.
 996
                                                 w_PREADY
               input
 997
         );
 998
               localparam STATE_IF = 0;
              localparam STATE_R1 = 1;
localparam STATE_R2 = 2;
 999
1000
              localparam STATE_WE = 3;
localparam STATE_WB = 4;
1001
              localparam STATE_FE = 5;
localparam STATE_IDLE = 6;
localparam STATE_HALT = 7;
1003
1004
1005
1006
              reg [2:0] r_state = STATE_IF;
1007
```

```
        reg
        [DATA_WIDTH-1:0] r_pc
        = 16'h0000;

        reg
        [DATA_WIDTH-1:0] r_pc_saved
        = 16'h0000;

        reg
        [DATA_WIDTH-1:0] r_instr
        = 16'h0000;

1008
1009
               reg
reg
1010
                wire [DATA_WIDTH-1:0] w_mem_instr_out;
1011
1012
1013
1014
                assign dbug = {7'h00, w_halt};
1015
               wire [4:0]
wire [4:0]
wire [2:0]
1016
                                           r_instr_opcode;
1017
                                            r_instr_alu_op;
1018
                                            r_instr_rsd;
                wire [2:0]
1019
                                            r_instr_rsa;
               reg [DATA_WIDTH-1:0] r_instr_rdd = 0;
reg [DATA_WIDTH-1:0] r_instr_rda = 0;
1020
1021
1022
               wire [3:0]
wire [7:0]
                                            r_instr_imm4;
r_instr_imm8;
1023
1024
                wire [4:0]
                                            r_instr_simm5;
1025
                wire
                                            r_instr_has_imm4;
1026
                wire
                                            r instr has imm8:
1027
                                            r_instr_has_we;
                wire
                                            r_instr_has_br;
r_instr_has_cmp;
1028
                wire
1029
                wire
                                            r_instr_has_mem;
r_instr_has_mem_we;
1030
                wire
1031
                wire
1032
                wire
                                            r instr halt:
1033
1034
                wire
                                            r_instr_has_swex;
1035
1036
               wire [DATA WIDTH-1:0] r alu out:
1037
               wire [DATA_WIDTH-1:0] r_mem_scratch_addr = $signed(r_alu_out) + $signed(r_instr_simm5);
1038
               wire [DATA_WIDTH-1:0] r_mem_scratch_in = r_instr_rdd;
wire [DATA_WIDTH-1:0] r_mem_scratch_out;
wire [DATA_WIDTH-1:0] r_mem_scratch_out;
wire r_mem_scratch_we = r_instr_has_mem_we && (r_state == STATE_ME);
reg r_mem_scratch_req = 0;
1039
1040
1041
1042
1043
                                             r_mem_scratch_busy;
1044
1045 \\ 1046
               1047
                wire [DATA_WIDTH-1:0] r_reg_rd1_i;
                wire [DATA_WIDTH-1:0] r_reg_rd1 = regs_use_int ? r_reg_rd1_i : r_reg_rd1_s;
1048
1049
                //wire [15:0] r_reg_rd2;
                1050
1051
1052
               // branching
wire w_intr;
1053
1054
               wire w_branch_en;
wire w_branching = r_instr_has_br && w_branch_en;
reg [3:0] r_cmp_flags = 4'h00; // N, Z, C, V
1055
1056
1057
1058
               always @(r_cmp_flags)
$display($time, "\tC%02h:\tALU CMP: %b", CORE_ID, r_cmp_flags);
1059
1060
1061
1062
                // 2 cycle register fetch
               always @(*) begin
   r_reg_rs1 = 0;
   if (r_state == STATE_R1)
1063
1064
1065
                    r_reg_rs1 = r_instr_rsd;
else if (r_state == STATE_R2)
r_reg_rs1 = r_instr_rsa;
else
1066
1067
1068
1069
1070
                         r_reg_rs1 = 3'h0;
1071
1072
                wire [`DEF_NUM_INT*`DATA_WIDTH-1:0] ints_vector;
1073
1074
                wire ['DEF_NUM_INT-1:0]
                                                              has int = ints & ints mask:
1075
                wire
1076
                reg int_pending = 0;
               reg int_pending_ack = 0;
reg regs_use_int = 0;
always @(posedge clk)
1077
1078
1079
\frac{1080}{1081}
                     if (int_pending_ack)
                          // We've now branched to the isr
1082
                          int_pending <= 0;</pre>
                     else if (has_int)
1083
                          // Notify fsm to switch to the ints_vector at the last stage
int_pending <= 1;</pre>
1084
1085
1086
                     else if (w_intr)

// Return to Interrupt instruction called,
1087
                          // so we've finished with the interrupt
int_pending <= 0;</pre>
1088
1089
1090
1091
1092
                // cpu state machine
               always @(posedge clk)
if (reset) begin
1093
1094
1095
                          r_pc
1096
                          r_state
                                                  <= STATE_IF;
1097
                          r_instr
                          r_mem_scratch_req <= 0;
r_instr_rdd <= 0;
1098
1099
                          r_instr_rdd
1100
                          r_instr_rda
                                                  <= 0:
                     else begin
1102
                          if (r_state == STATE_IF) begin
1104
                               if (w_halt) begin
    $display("");
1106
```

```
1107
                                 $display("");
                                 $display($time, "\tC%02h: PC: %h HALT", CORE_ID, r_pc);
1108
1109
                                 r_state <= STATE_HALT;
                            end else begin
1110
1111
                                r_instr <= w_mem_instr_out;
1112
1113
                                 $display("");
                                %display($time, "\tC%O2h: PC: %h", CORE_ID, r_pc); $display($time, "\tC%O2h: INSTR: %h", CORE_ID, w_mem_instr_out);
1114
1115
1116
1117
1118
                                r_state <= STATE_R1;
1119
1120
                       end
1121
                        else if (r_state == STATE_R1) begin
                            // primary operand
r_instr_rdd <= r_reg_rd1;
r_state <= STATE_R2;</pre>
1123
1124
1125
                       else if (r_state == STATE_R2) begin
                           // Choose secondary operand (register or immediate)
if (r_instr_has_imm8) r_instr_rda <= r_instr_imm8;
else if (r_instr_has_imm4) r_instr_rda <= r_reg_rd1 + r_instr_imm4;
else r_instr_rda <= r_reg_rd1;
1127
1129
1131
1132
                            if (r_instr_has_mem) begin
                                r_state
// Pulse req
                                                    <= STATE_ME;
1133
1135
                                 r_mem_scratch_req <= 1;
                                r_state <= STATE_WB;
1137
1138
                       else if (r state == STATE ME) begin
1139
1140
                            // Pulse req
                            r_mem_scratch_req <= 0;
// Wait for MMU to finish</pre>
1141
1142
1143
                            if (!r_mem_scratch_busy)
1144 \\ 1145
                                r_state <= STATE_WB;
                       else if (r_state == STATE_WB) begin
   if (r_instr_has_cmp) begin
        $display($time, "\tc%O2h: CMP: %h", CORE_ID, r_alu_out[3:0]);
1146
1147
1148
                                r_cmp_flags <= r_alu_out[3:0];
1149
1150
1151
                            1152
1153
                                // TODO: check bounds
// Save state
r_pc_saved <= r_pc + 1;
1154
1156
                                 r_pc_saved <= r_j
regs_use_int <= 1;
1157
                                int_pending_ack <= 1;
// Jump to ISR</pre>
1158
                                 r_pc <= ints
else if (w_intr) begin
                                                   <= ints_vector[0 +: `DATA_WIDTH];
1160
1161
                                1162
1164
1165
                                else if (w_branching) begin
$display($time, "\tC%02h: branching to %h", CORE_ID, r_instr_rdd);
r_pc <= r_instr_rdd;</pre>
1166
1168
                                 int_pending_ack <= 0;
1170
                            else if (r_pc < (MEM_INSTR_DEPTH-1)) begin
1172
                                1173
1174
1175
1176
                           r_state <= STATE_FE;
\frac{1177}{1178}
                       else if (r_state == STATE_FE) begin
1179
                           r_state <= STATE_IF;
1180
1181
                       else if (r_state == STATE_HALT) begin
1182
                       end
                   end
1183
1184
1185
              // Instruction ROM vmicro16_bram # (
1186
                   .MEM_WIDTH
1187
                                      (DATA WIDTH)
                                      (MEM_INSTR_DEPTH),
                   .MEM_DEPTH
1188
1189
                   .CORE ID
                                      (CORE_ID),
1190
                   .USE_INITS
                                      ("INSTR MEM")
1191
                   NAME
1192
              ) mem_instr (
1193
                  .clk
.reset
                                      (clk).
1194
                                      (reset),
                  // port 1 .mem_addr
1195
                                      (r_pc),
1197
                   mem in
                                      (0)
                                      (1'b0), // ROM
1198
                   .mem_we
1199
                   .mem_out
                                      (w_mem_instr_out)
1201
1202
              vmicro16_core_mmu # (
1203
1204
                   .MEM_WIDTH
                                      (DATA_WIDTH),
                                     (MEM_SCRATCH_DEPTH).
1205
                   .MEM DEPTH
```

```
\frac{1206}{1207}
                   .CORE_ID
                                       (CORE_ID)
              ) mmu (
1208
                   .clk
                                       (clk),
1209
                                       (reset),
                   .reset
1210 \\ 1211
                                       (r_mem_scratch_req),
(r_mem_scratch_busy),
                    .req
                   .busy
1212
                   // interrupts
                   .ints vector
                                       (ints vector).
1213
1214
                    .ints_mask
                                       (ints_mask),
                   // port 1
1215
                                      (r_mem_scratch_addr),
(r_mem_scratch_in),
1216
                    .mmu_addr
1217
                   .mmu_in
                   .mmu_we
                                       (r_mem_scratch_we),
(r_instr_has_lwex),
1218
1219
1220
                   .mmu_swex .mmu_out
                                       (r_instr_has_swex),
(r_mem_scratch_out),
1221
1222
                   // APB maste
                                       r to slave
                   .M_PADDR
                                       (w_PADDR),
1223
1224
                    M PWRITE
                                       (w PWRITE).
1225
                    .M_PSELx
                                       (w_PSELx),
                    M PENABLE
                                      (w_PENABLE),
(w_PWDATA),
1226
1227
                    .M_PWDATA
1228
                    .M_PRDATA
                                       (w_PRDATA),
                   .M_PREADY
1230
1231
              // Instruction decoder
1232
1233
               vmicro16_dec dec (
1234
                   // input
1235
                    .instr
                                      (r_instr),
                   // output async
1236
1237
                   .opcode
                                       (),
                                       (r instr rsd).
1238
                   .rd
1239
                   .ra
                                       (r_instr_rsa),
1240
                   .imm4
                                       (r instr imm4).
1241
                    .imm8
                                       (r_instr_imm8),
1242
                   .imm12
                                       (),
1243 \\ 1244
                                       (r_instr_simm5),
(r_instr_alu_op),
                    .simm5
                   .alu_op
1245
                    .has_imm4
                                       (r_instr_has_imm4),
1246
                    .has imm8
                                       (r instr has imm8).
1247
                    .has_we
                                       (r_instr_has_we),
1248
                                       (r_instr_has_br),
                   .has_br
                                       (r_instr_has_cmp),
(r_instr_has_mem),
1249
                    .has_cmp
1250
                   .has_mem
1251 \\ 1252
                                       (r_instr_has_mem_we),
(w_halt),
                    .has_mem_we
                   .halt
                                       (w_intr),
(r_instr_has_lwex),
1253
                   .intr
                    .has_lwex
1255
                   .has_swex
                                       (r_instr_has_swex)
1256
1257
1258
              // Software registers
              vmicro16_regs # (
    .CORE_ID (CORE_ID),
1259
1260
                   .CELL_WIDTH (`DATA_WIDTH)
1261
1262
               ) regs (
1263
                   .clk
                                  (clk).
1264
                    .reset
                                  (reset),
1265
                   // async port 0
1266
                   .rs1
                                  (r_reg_rs1),
                   .rd1 (r_reg_rd1_s),
// async port 1
//.rs2 (),
1267
1268
1269
1270
                   //.rd2
1271
                   // write port
1272
                   .we
                                  (r_reg_we && ~regs_use_int),
                                  (r_instr_rsd),
1273
                   .ws1
1274
                   .wd
                                  (r_reg_wd)
1275
              );
1276 \\ 1277
              // Interrupt replacement registers
1278
              vmicro16_regs # (
.CORE_ID (CORE_ID),
1279
                   .CELL_WIDTH (`DATA_WIDTH),
.DEBUG_NAME ("REGSINT")
1280
1281
              ) regs_intr (
1282
1283
                                  (clk),
1284
                   .reset (reset),
// async port 0
1285
                                 (r_reg_rs1),
(r_reg_rd1_i),
1286
                   .rs1
1287
                   .rd1
                   // async port 1
//.rs2 (),
1288
1289
1290
                   //.rd2
                                   (),
                   // write port
1291
1292
                   .we
                                 (r_reg_we && regs_use_int),
(r_instr_rsd),
1293
                   .ws1
                   .wd
1294
                                  (r_reg_wd)
1295
1296
1297
              // ALU
1298
              vmicro16_alu # (
1299
                   .CORE_ID(CORE_ID)
              ) alu (
1300
1301
                                  (r_instr_alu_op),
                   .op
                   .a
1302
                                  (r_instr_rdd),
1303
                                  (r_instr_rda),
1304
                   .flags
                                  (r_cmp_flags),
```

```
1305
             // async output
1306
               .с
                           (r_alu_out)
1307
1308
1309
1310
           branch branch_check (
                           (r_cmp_flags),
               .flags
1311
               .cond
                           (r_instr_imm8),
1312
               .en
                           (w branch en)
1313
1314
1315
       endmodule
```

vmicro16_soc.v

```
3
4
5
         `include "vmicro16_soc_config.v"
`include "clog2.v"
         module timer_apb # (
    parameter CLK_HZ = 50_000_000
) (
 9
11
                input reset,
                input clk_en,
13
                // 0 16-bit value R/W
// 1 16-bit control R b0 = start, b1 = reset
// 2 16-bit prescaler
15
17
18
19
                                  [1:0]
                                                                     S_PADDR,
\frac{20}{21}
                                                                      S_PWRITE,
                                                                      S_PSELx,
                input
22
23
                                                                     S_PENABLE,
S_PWDATA,
                                  [`DATA_WIDTH-1:0]
24
                output reg [`DATA_WIDTH-1:0]
output
25
                                                                     S_PRDATA,
26
                                                                      S_PREADY
28
                output [`DATA_WIDTH-1:0] int_data
29
30
                //assign S_PRDATA = (S_PSELx & S_PENABLE) ? swex_success ? 16'hF0F0 : 16'h0000;
assign S_PREADY = (S_PSELx & S_PENABLE) ? 1'b1 : 1'b0;
wire en = (S_PSELx & S_PENABLE);
wire we = (en & S_PWRITE);
32
34
                reg [`DATA_WIDTH-1:0] r_counter = 0;
reg ['DATA_WIDTH-1:0] r_load = 0;
reg [`DATA_WIDTH-1:0] r_pres = 0;
reg [`DATA_WIDTH-1:0] r_ctrl = 0;
36
38
40
                localparam CTRL_START = 0;
localparam CTRL_RESET = 1;
42
                localparam ADDR LOAD = 2'b00:
44
                localparam ADDR_CTRL = 2'b01;
localparam ADDR_PRES = 2'b10;
46
47
48
                always @(*) begin
49
                       S_PRDATA = 0;
50
                       if (en)
                              case(S_PADDR)
                                    ADDR_LOAD: S_PRDATA = r_counter;
52
53
54
                                    ADDR_CTRL: S_PRDATA = r_ctrl;
//ADDR_CTRL: S_PRDATA = r_pres;
55
56
                                     default: S_PRDATA = 0;
                              endcase
57
58
59
                // prescaler counts from r_pres to 0, emitting a stb signal
                // prescaler counts from r_pres to 0, emi
// to enable the r_counter step
reg ['DATA_WIDTH-1:0] r_pres_counter = 0;
wire counter_en = (r_pres_counter == 0);
always @(posedge clk)
    if (r_pres_counter == 0)
60
61
62
63
                       r_rrcs_counter == 0)
r_pres_counter <= r_pres;
else</pre>
65
66
                              r_pres_counter <= r_pres_counter - 1;
67
                always @(posedge clk)
    if (we)
69
70
71
                              case(S PADDR)
                                    // Write to the load register:
// Set load register
// Set counter register
72
73
74
75
76
                                     ADDR_LOAD: begin r_load
                                                                      <= S_PWDATA;
77
78
79
                                           r_counter <= S_PWDATA;
$display($time, "\t\ttimr0: WRITE LOAD: "\h", S_PWDATA);
                                    ADDR_CTRL: begin
r_ctrl <= S_PWDATA;
```

```
$display(\$time, "\ttimr0: WRITE CTRL: \h", S_PWDATA);
 83
                         end
ADDR_PRES: begin
    r pres <= S_PWDATA;</pre>
 85
 86
87
                              $display($time, "\t\ttimr0: WRITE PRES: %h", S_PWDATA);
 88
                     endcase
 89
                else
 90
                     if (r_ctrl[CTRL_START]) begin
 91
                         if (r_counter == 0)
    r_counter <= r_load;
else if(counter_en)</pre>
 92
 93
                     r_counter <= r_counter -1;
end else if (r_ctrl[CTRL_RESET])</pre>
 94
 96
                         r_counter <= r_load;
            // generate the output pulse when r_counter == 0 // out = (counter reached zero && counter started)
 98
 99
            assign out
100
                             = (r_counter == 0) && r_ctrl[CTRL_START];
101
            assign int_data = {`DATA_WIDTH{1'b1}};
        endmodule
102
104
       // Shared memory with hardware monitor (LWEX/SWEX) \,
106
       module vmicro16_bram_ex_apb # (
           parameter BUS_WIDTH = 16,
parameter MEM_WIDTH = 16,
108
110
            parameter MEM DEPTH
                                      = 64.
            parameter CORE_ID_BITS = 3,
parameter SWEX_SUCCESS = 16'h0000,
112
            parameter SWEX_FAIL = 16'h0001
       ) (
114
            input clk,
116
            input reset,
117
                                                |15 ...
| S_PADDR |
            118
                                                S_PADDR,
120
121
                                                S PWRITE.
122
            input
123
            input
                                                S_PSELx,
S_PENABLE,
124
            input
125
            input [MEM_WIDTH-1:0]
                                                S_PWDATA,
126
127
            output reg [MEM_WIDTH-1:0]
                                                S_PRDATA,
                                                S_PREADY
128
            output
129
       );
            // exclusive flag checks
131
            wire [MEM_WIDTH-1:0] mem_out;
wire [MEM_WIDTH-1:0] mem_out_ex;
132
133
                                   swex_success = 0;
134
            localparam ADDR_BITS = `clog2(MEM_DEPTH);
135
137
            // hack to create a 1 clock delay to S_PREADY
            // for bram to be ready
            reg cdelay = 1;
always @(posedge clk)
    if (S_PSELx)
139
140
141
                     cdelay <= 0;
                else
143
                    cdelay <= 1;
145
            //assign S_PRDATA = (S_PSELx & S_PENABLE) ? swex_success ? 16'hF0F0 : 16'h0000;
            //assign S_PREADY = (S_PSELX & S_PENABLE); * SWEX_SUCCESS : I assign S_PREADY = (S_PSELX & S_PENABLE & (!cdelay)) ? 1'b1 assign we = (S_PSELX & S_PENABLE & S_PWRITE); wire en = (S_PSELX & S_PENABLE);
147
148
149
150
            // Similar to:
151
                http://infocenter.arm.com/help/index.jsp?topic=/com.arm.doc.dui0204f/Cihbghef.html
153
            154
155
156
157
158
159
            // [LWEX, CORE_ID, mem_addr] from S_PADDR
160
                       lwex = S_PADDR[TOP_BIT_INDEX];
swex = S_PADDR[TOP_BIT_INDEX-1];
161
            wire
            wire [CORE_ID_BITS-1:0] core_id = S__'
// CORE_ID to write to ex_flags register
162
                                                    = S_PADDR[PADDR_CORE_ID_MSB:PADDR_CORE_ID_LSB];
164
            wire [ADDR_BITS-1:0] mem_addr
                                                   = S_PADDR[ADDR_BITS-1:0];
165
            166
167
168
169
170
            // Check exclusive access flags
            always @(*) begin
                swex success = 0:
172
174
                     if (swex)
                          if (is_locked && !is_locked_self)
                              // someone else has locked it
swex_success = 0;
176
                          else if (is_locked && is_locked_self)
178
                              swex_success = 1;
180
            end
```

```
181
           always @(*)
182
183
                    if (swex_success)
184
185
                         S_PRDATA = SWEX_SUCCESS;
186
187
                         S_PRDATA = SWEX_FAIL;
188
189
                    S_PRDATA = mem_out;
190
           191
192
193
           reg [CORE_ID_BITS:0] reg_wd;
194
195
           always @(*) begin
  reg_wd = {{CORE_ID_BITS}{1'b0}};
197
198
                     // if wanting to lock the addr
199
                    if (lwex)

// and not already locked

if (!is_locked) begin
200
201
                         reg_wd = (core_id + 1);
end
202
203
                    else if (swex)
205
206
                       if (is_locked && is_locked_self)
207
                             reg_wd = {{CORE_ID_BITS}{1'b0}};
209
210
            // Exclusive flag for each memory cell
211
            vmicro16_bram # (
212
                .MEM_WIDTH (CORE_ID_BITS + 1),
                 .MEM DEPTH
213
                             (MEM_DEPTH),
214
                 .USE_INITS
                             (0),
215
                . NAME
                             ("rexram")
216
           ) ram_exflags (
                             (clk),
217
                .clk
218
219
220
                .{\tt mem\_addr}
                             (\texttt{mem\_addr}),
221
                .mem in
                             (reg wd).
222
                .mem_we
                             (reg_we),
223
                             (ex_flags_read)
                .mem_out
224
225
\frac{226}{227}
           always @(*)
if (S_PSELx && S_PENABLE)
228
                    $display($time, "\t\tBRAMex[\h] READ \h\tCORE: \h", mem_addr, mem_out, S_PADDR[16 +: CORE_ID_BITS]);
230
           always @(posedge clk)
231
                if (we)
                    .--/
$display($time, "\t\tBRAMex[%h] WRITE %h\tCORE: %h", mem_addr, S_PWDATA, S_PADDR[16 +: CORE_ID_BITS]);
232
233
234
           vmicro16_bram #
235
                .MEM_WIDTH
                             (MEM_WIDTH),
236
                 .MEM DEPTH
                             (MEM_DEPTH),
                 .USE_INITS
                             ("BRAMexinst")
238
                .NAME
239
           ) bram_apb (
240
                .clk
                             (clk).
                .reset
                             (reset),
242
                             (S_PWDATA),
244
                .mem_in
                .mem_we
                              (we && swex_success),
246
                .mem_out
                             (mem out)
247
248
       endmodule
249
250
251 \\ 252
253
       module vmicro16_soc (
254
           input clk,
input reset,
255
256
257
            //input uart_rx,
258
                                               uart_tx,
           output
259
           output [`APB_GPI00_PINS-1:0]
output [`APB_GPI01_PINS-1:0]
                                               gpio0,
260
                                               gpio1,
261
            output [`APB_GPI02_PINS-1:0]
                                               gpio2,
262
263
            output
                        [7:0]
                                               dbug0,
                        [`CORES*8:0]
264
                                               dbug1
           output
265
       );
266
            genvar di;
           generate for(di = 0; di < `CORES; di = di + 1) begin : gen_dbug0
assign dbug0[di] = dbug1[di*8];</pre>
267
268
           end
269
            endgenerate
271
272
            // Peripherals (master to slave)
                                              M PADDR:
273
             wire [`APB_WIDTH-1:0]
                                               M_PWRITE;
             wire [`SLAVES-1:0]
                                               M PSELx: // not shared
275
                                               M_PENABLE;
M_PWDATA;
             wire wire ['DATA_WIDTH-1:0]
277
             wire [`SLAVES*'DATA_WIDTH-1:0] M_PRDATA; // input to intercon wire [`SLAVES-1:0] M_PREADY; // input
279
```

```
280
              // Master apb interfaces
281
               wire ['CORES*'APB_WIDTH-1:0]
wire ['CORES-1:0]
282
                                                      w_PADDR;
283
                                                      w_PWRITE;
\frac{284}{285}
               wire ['CORES-1:0]
wire ['CORES-1:0]
                                                      w_PSELx;
w_PENABLE;
286
               wire [`CORES*`DATA_WIDTH-1:0] w_PWDATA;
wire [`CORES*`DATA_WIDTH-1:0] w_PRDATA;
287
288
               wire ['CORES-1:0]
                                                      w_PREADY;
289
             // Interrupts
wire [`DEF_NUM_INT-1:0]
290
291
                                                             ints;
             wire ['DEF_NUM_INT*'DATA_WIDTH-1:0] ints_data;
assign ints[7:1] = 0;
292
293
294
              assign ints_data[`DEF_NUM_INT*`DATA_WIDTH-1:`DATA_WIDTH] = {`DEF_NUM_INT*(`DATA_WIDTH-1){1'b0}};
296
297
298
             apb_intercon_s # (
                  .master_ports(`cores),
.slave_ports(`slaves),
.bus_width (`apb_width)
299
300
301
                   .DATA_WIDTH (`DATA_WIDTH)
302
              ) apb (
                   .clk
304
                                  (clk).
305
                   .reset
                                  (reset),
306
                   // APB master to slave
                   .S_PADDR
                                  (w_PADDR),
308
                   .S PWRITE
                                  (w PWRITE).
309
                   .S_PSELx
                                   (w_PSELx),
                   .S_PENABLE
                                  (w_PENABLE),
310
                   .S_PWDATA
                                  (w_PWDATA),
312
                   .S PRDATA
                                  (w PRDATA).
313
                    .S_PREADY
                                  (w_PREADY),
314
                   // shared bus
                   .M_PADDR
315
                                  (M_PADDR)
                   .M_PWRITE
316
                                  (M_PWRITE),
\frac{317}{318}
                   .M_PSELx
                                  (M_PSELx),
(M_PENABLE),
319
                    .M_PWDATA
                                  (M_PWDATA),
                                  (M PRDATA).
320
                   .M PRDATA
321
                   .M_PREADY
                                  (M_PREADY)
322
323
324
\frac{325}{326}
              vmicro16_gpio_apb # (
                   .BUS_WIDTH (`APB_WIDTH),
.DATA_WIDTH (`DATA_WIDTH),
327
329
                   . PORTS
                                  (`APB_GPIOO_PINS),
330
                   .NAME
                                  ("GPI00")
331
             ) gpio0_apb (
332
                  .clk
                                  (clk)
                   .reset (reset),
// apb slave to master interface
333
334
335
                   .S_PADDR
                                  (M_PADDR),
                   .S_PWRITE
                                  (M_PWRITE)
337
                   .S PSELx
                                  (M PSELx[ APB PSELX GPIO0]).
338
                   .S_PENABLE
                                  (M_PENABLE),
                                  (M_PWDATA),
(M_PRDATA[`APB_PSELX_GPIOO*`DATA_WIDTH +: `DATA_WIDTH]),
339
                   .S PWDATA
340
                   .S_PRDATA
                                  (M_PREADY[ APB_PSELX_GPIO0]),
341
                   .S PREADY
                                  (gpio0)
                   .gpio
             );
343
             // GPIO1 for Seven segment displays (16 pin)
345
346
347
             vmicro16_gpio_apb # (
   .BUS_WIDTH (`APB_WIDTH),
   .DATA_WIDTH (`DATA_WIDTH),
   .PORTS (`APB_GPI01_PINS),
348
349
350
351
352
                   . NAME
                                  ("GPI01")
353
              ) gpio1_apb (
354
                  .clk
                                  (clk).
                  .reset (reset),
// apb slave to master interface
.S_PADDR (M_PADDR),
355
356
357
358
359
                   .S_PWRITE
.S_PSELx
                                  (M_PWRITE),
(M_PSELx[`APB_PSELX_GPI01]),
                   .S_PENABLE
.S_PWDATA
                                  (M_PENABLE),
(M_PWDATA),
360
361
                                  (M_PRDATA[`APB_PSELX_GPI01*`DATA_WIDTH +: `DATA_WIDTH]),
(M_PREADY[`APB_PSELX_GPI01]),
                   .S_PRDATA
.S_PREADY
362
363
364
                   .gpio
                                  (gpio1)
365
366
367
             // GPI02 for Seven segment displays (8 pin)
368
369
             vmicro16_gpio_apb # (
    .BUS_WIDTH (`APB_WIDTH),
370
371
372
                   .DATA_WIDTH ('DATA_WIDTH)
                                  (`APB_GPIO2_PINS),
374
                   .NAME
                                  ("GPI02")
              ) gpio2_apb (
                                  (clk),
376
                   .clk
                                  (reset),
                   .reset
                   // apb slave to master interface
378
```

```
379
                  .S_PADDR
                                (M_PADDR),
380
                  .S PWRITE
                                (M PWRITE).
                  .S_PSELx
.S_PENABLE
                                (M_PSELx[`APB_PSELX_GPI02]),
(M_PENABLE),
381
382
383
384
                  .S_PWDATA
                                (M_PWDATA),
(M_PRDATA['APB_PSELX_GPIO2*'DATA_WIDTH +: 'DATA_WIDTH]),
385
                  .S_PREADY
                                (M_PREADY[`APB_PSELX_GPI02]),
386
                  .gpio
                                (gpio2)
387
388
389
390
391
392
             apb_uart_tx uart0_apb (
                 .clk
                                (clk),
393
                  .reset (reset),
// apb slave to master interface
394
                  .S_PADDR
395
                                (M_PADDR),
396
                  .S_PWRITE
                                (M_PWRITE)
397
                  S PSELx
                                (M_PSELx['APB_PSELX_UARTO]),
398
                  .S_PENABLE
                                (M_PENABLE),
                                (M_PWDATA),
(M_PRDATA[`APB_PSELX_UARTO*`DATA_WIDTH +: `DATA_WIDTH]),
399
                  .S_PWDATA
400
                  .S_PRDATA
401
                  .S_PREADY
                                ({\tt M\_PREADY[`APB\_PSELX\_UARTO]})\,,
                  // uart wires
403
                  .tx wire
                                (uart_tx),
404
                  .rx_wire
                                (uart_rx)
405
407
409
             timer_apb timr0 (
410
                                (clk)
411
                  .reset
                                (reset).
412
                  // apb slave to master interface
                                (M PADDR).
413
                  .S PADDR
                                (M_PWRITE),
(M_PSELx[`APB_PSELX_TIMRO]),
414
                  .S_PWRITE
415
                  .S_PSELx
\frac{416}{417}
                  .S_PENABLE
.S_PWDATA
                                (M_PENABLE),
                                (M_PWDATA),
                                (M_PRDATA[`APB_PSELX_TIMRO*`DATA_WIDTH +: `DATA_WIDTH]),
(M_PREADY[`APB_PSELX_TIMRO]),
418
                  .S_PRDATA
419
                  .S PREADY
420
                               (ints ['DEF_INT_TIMRO]),
(ints_data['DEF_INT_TIMRO*'DATA_WIDTH +: 'DATA_WIDTH])
421
                  .out
422
                  .int_data
423
             );
\frac{424}{425}
             // Shared register set for system-on-chip info
426
             // RO = number of cores
428
             vmicro16_regs_apb # (
429
                                         ( APR WIDTH)
430
                  BUS WIDTH
                  .DATA_WIDTH
431
                                          ('DATA_WIDTH),
                                         (8),
(`CORES),
432
                  .CELL_DEPTH
433
                  .PARAM_DEFAULTS_RO
                  .PARAM_DEFAULTS_R1 (`SLAVES)
434
             ) regs0_apb (
436
                  .clk
                                (clk).
437
                  .reset
                                (reset),
438
                  // apb slave to master interface
                  .S_PADDR
                                (M_PADDR),
                  .S PWRITE
440
                                (M PWRITE).
                  .S_PSELx
                                 (M_PSELx[`APB_PSELX_REGS0]),
                  .S_PENABLE
                                (M_PENABLE),
442
                                (M_PMDATA),
(M_PMDATA[ APB_PSELX_REGSO* DATA_WIDTH +: DATA_WIDTH]),
(M_PREADY[ APB_PSELX_REGSO])
443
                  .S_PWDATA
444
                  .S PRDATA
445
                   .S_PREADY
446
447
448
449
450
             vmicro16_bram_ex_apb # (
451
                 .BUS_WIDTH
                                  ( APB_WIDTH),
( DATA_WIDTH),
452
453
                  .MEM_DEPTH
                                  ( APB_BRAMO_CELLS),
                  .CORE_ID_BITS (`clog2(`CORES))
454
455
             ) bram_apb (
456
                                (clk),
                 .clk
\frac{457}{458}
                 .reset (reset),
// apb slave to master interface
                  .S_PADDR
.S_PWRITE
                                (M_PADDR),
(M_PWRITE),
459
460
461
                  .S_PSELx
                                (M_PSELx[`APB_PSELX_BRAMO]),
                  .S_PENABLE
462
                                (M_PENABLE),
463
                  .S PWDATA
                                (M PWDATA).
                               (M_PWDAIA),

(M_PRDATA[`APB_PSELX_BRAMO*`DATA_WIDTH +: `DATA_WIDTH]),

(M_PREADY[`APB_PSELX_BRAMO])
464
                  .S_PRDATA
465
                  .S_PREADY
466
467
468
             genvar i;
generate for(i = 0; i < `CORES; i = i + 1) begin : cores</pre>
469
470
                  vmicro16_core # (
471
                      .DATA WIDTH
                                              ('DATA WIDTH).
473
                       .MEM_INSTR_DEPTH
                                              (`DEF_MEM_INSTR_DEPTH),
475
                       .MEM_SCRATCH_DEPTH (`DEF_MMU_TIMO_CELLS)
                 ) c1 (
477
```

```
478
                      .clk
                                    (clk),
479
                      .reset
                                    (reset)
                      .dbug
                                    (dbug1[i*8 +: 8]),
481
                      .ints
483
                     .ints_data
                                   (ints_data),
484
                      .w_PADDR
                                    (w_PADDR
                                                [`APB_WIDTH*i +: `APB_WIDTH] ),
485
                                   (w_PWRITE [i]
(w_PSELx [i]
486
                      .w_PWRITE
                      .w_PSELx
487
                                   (w_PENABLE [i] ),
(w_PWDATA [`DATA_WIDTH*i +: `DATA_WIDTH] ),
488
                      .w_PENABLE
                      .w_PWDATA
489
490
491
                      .w_PRDATA
                                   (w_PRDATA ['DATA_WIDTH*i +: 'DATA_WIDTH]),
(w_PREADY [i] )
                      .w_PREADY
492
                );
494
            endgenerate
495
496
497
        endmodule
```

vmicro16_isa.v

```
// Vmicro16 multi-core instruction set
           include "vmicro16_soc_config.v"
  3
  4
          // TODO: Remove NOP by making a register write/read always 0
           define VMICRO16_OP_SPCL define VMICRO16_OP_LW
                                                                 5'b00000
5'b00001
  \frac{6}{7}
           define VMICRO16_OP_EW
define VMICRO16_OP_SW
define VMICRO16_OP_BIT
                                                                  5'b00010
                                                                  5'b00011
           define VMICRO16_OP_BIT_OR
define VMICRO16_OP_BIT_XOR
                                                                  5'600000
                                                                  5'600001
10
           define VMICRO16_OP_BIT_AND define VMICRO16_OP_BIT_NOT
                                                                  5'b00010
5'b00011
\frac{11}{12}
           define VMICRO16_OP_BIT_LSHFT define VMICRO16_OP_BIT_RSHFT
                                                                  5'b00100
5'b00101
13
14
          define VMICRO16_OP_MOV

'define VMICRO16_OP_MOV

'define VMICRO16_OP_ARITH_U

'define VMICRO16_OP_ARITH_UADD
15
                                                                  5'600100
                                                                  5'b00101
16
                                                                  5'600110
18
                                                                  5'b11111
          `define VMICRO16_OP_ARITH_USUB `define VMICRO16_OP_ARITH_UADDI
19
                                                                  51b10000
20
           define VMICRO16_OP_ARITH_S
define VMICRO16_OP_ARITH_SADD
21
                                                                  5'b00111
23
          `define VMICRO16_OP_ARITH_SSUB `define VMICRO16_OP_ARITH_SSUBI
                                                                  5'b10000
          define VMICRO16_DP_RATH
'define VMICRO16_DP_CMP
'define VMICRO16_DP_SETC
'define VMICRO16_DP_MULT
'define VMICRO16_DP_LWEX
25
                                                                  51b01000
                                                                  5'b01001
27
                                                                  5'b01010
29
                                                                  5'b01101
           define VMICRO16_OP_SWEX
                                                                  5'b01110
31
          // Special opcodes
          define VMICRO16_OP_SPCL_NOP
define VMICRO16_OP_SPCL_HALT
33
                                                                  11 h000
          'define VMICRO16 OP SPCL INTR
35
                                                                  11'h002
37
          // TODO: wasted upper nibble bits in BR
           define VMICRO16_OP_BR_U
                                                                  8'h00
8'h01
39
          `define VMICRO16_OP_BR_NE
`define VMICRO16_OP_BR_G
40
                                                                  8'h02
41
                                                                  8'h03
42
           define VMICRO16_OP_BR_GE
                                                                  8'h04
           define VMICRO16_OP_BR_L
                                                                  8'h05
43
44
45
           define VMICRO16_OP_BR_LE
define VMICRO16_OP_BR_S
                                                                  8'h06
8'h07
\frac{46}{47}
          `define VMICRO16_OP_BR_NS
                                                                  8'h08
          // flag bit positions
'define VMTCRO16_SFLAG_N
'define VMICRO16_SFLAG_Z
'define VMICRO16_SFLAG_C
48
                                                                  4'h03
49
50
                                                                  4'h02
51
          define VMICRO16_SFLAG_V
52
                                                                  4'h00
53
          // microcode operations
`define VMICRO16_ALU_BIT_OR
`define VMICRO16_ALU_BIT_XOR
`define VMICRO16_ALU_BIT_AND
54
55
56
57
                                                                  5'h01
          define VMICRO16_ALU_BIT_NOT
'define VMICRO16_ALU_BIT_LSHFT
'define VMICRO16_ALU_BIT_RSHFT
'define VMICRO16_ALU_LW
'define VMICRO16_ALU_LW
'define VMICRO16_ALU_LW
58
                                                                  51h03
59
60
                                                                  5'h05
61
62
                                                                  5'h07
            define VMICRO16_ALU_NOP
           define VMICRO16_ALU_MOV
64
                                                                  5'h09
           define VMICRO16_ALU_MOVI
           define VMICRO16_ALU_MOVI_L
define VMICRO16_ALU_ARITH_UADD
66
                                                                  5'h0b
           define VMICRO16 ALU ARITH USUB
68
                                                                 5'h0d
           define VMICRO16_ALU_ARITH_SADD
define VMICRO16_ALU_ARITH_SSUB
70
                                                                  5'h0f
           define VMICRO16_ALU_BR_U
define VMICRO16_ALU_BR_E
```

5'h11

| 73 | `define VMICRO16_ALU_BR_NE | 5'h12 |
|----|----------------------------------|-------|
| 74 | `define VMICRO16_ALU_BR_G | 5'h13 |
| 75 | `define VMICRO16_ALU_BR_GE | 5'h14 |
| 76 | `define VMICRO16_ALU_BR_L | 5'h15 |
| 77 | `define VMICRO16_ALU_BR_LE | 5'h16 |
| 78 | `define VMICRO16_ALU_BR_S | 5'h17 |
| 79 | `define VMICRO16_ALU_BR_NS | 5'h18 |
| 80 | `define VMICRO16_ALU_CMP | 5'h19 |
| 81 | `define VMICRO16_ALU_SETC | 5'h1a |
| 82 | `define VMICRO16_ALU_ARITH_UADDI | 5'h1b |
| 83 | `define VMICRO16_ALU_ARITH_SSUBI | 5'h1c |
| 84 | `define VMICRO16_ALU_BR | 5'h1d |
| 85 | `ifdef DEF_ALU_HW_MULT | |
| 86 | `define VMICRO16_ALU_MULT | 5'h1e |
| 87 | endif | |
| 88 | `define VMICRO16_ALU_BAD | 5'h1f |