
Hochschule München University of Applied Sciences

Prof. Dr. Orehek Prof. Dr. Wallentowitz Prof. Dr. Zugenmaier Prof. Dr. Henrici


Technische Informatik |

Abbildungen aus: Grundlagen der Technischen Informatik Dirk W. Hoffmann, Hanser Verlag





Speicherzelle



∞




Speicher

in0


in1

in2

in3



1:4 DEMUX






- out 1

out 2

≥1 — out3

adr1 adr0—

Hauptspeicher





13

Mikroprozessor: Von-Neumann-Architektur





Abbildung 11.1: Aufbau eines Rechners nach dem Von-Neumann-Prinzip



13.11.202


ĸ

CPU <-> Speicher





Typischer Aufbau eines prozessorgesteuerten Mikrorechners



• Tri-State [0,1,Z] mit Z als hochohmiger Zustand




Befehlssatz

N.	Befehl		Codi	Codierung		Beschreibung
0	NOP	0	0	0 0	0	Wartezyklus (No Operation)
						Lade- und Speicherbefehle
1	LDA #n	0	0	0	1	1 Lädt den Akkumulator mit dem Wert n
2	LDA (n)	0	0	٠		0 Lädt den Akkumulator mit dem Inhalt der Speicherstelle n
3	STA n	0	0	1	+	Überträgt den Akkumulatorinhalt in die Speicherstelle n
						Arithmetikbefehle
4	ADD #n	0	-	0	0	Erhöht den Akkumulatorinhalt um den Wert n
5	ADD (n)	0	-	0	-	Erhöht den Akkumulatorinhalt um den Inhalt der Speicherstelle n
9	SUB #n	0	-	-	0	Erniedrigt den Akkumulatorinhalt um den Wert n
7	SUB (n)	0	-	-	-	Erniedrigt den Akkumulatorinhalt um den Inhalt der Speicherstelle n
						Sprungbefehle
8	JMP n	+	0	0	0	0 Lädt den Instruktionszähler mit dem Wert n
6	BRZ #n	-	0	0	-	Addiert n auf den Instruktionszähler, falls das Zero-Bit gesetzt ist
10	BRC #n	-	0	-	0	Addiert n auf den Instruktionszähler, falls das Carry-Bit gesetzt ist
Ξ	BRN #n	-	0	-	-	Addiert n auf den Instruktionszähler, falls das Negations-Bit gesetzt ist




Übersicht





Blockschaltbild





÷

Speicherzellenbelegung





Abbildung 11.8: Das Instruktionsformat unseres Modellprozessors. Die oberen 4 Bit codieren den Operanden, die unteren 4 Bit den auszuführenden Befehl.




Blockschaltbild






Instruktionsdecoder





13 11 20

Blockschaltbild





Statusregister





Abbildung 11.15: Das Statusregister unseres Modellrechners



Blockschaltbild





Akkumulatorregister





Abbildung 11.16: Das Akkumulatorregister unseres Modellrechners



Blockschaltbild





Aufgabe des Steuerwerks

	St	Statusvariablen	en	Y	Akkumulator).	Δ.	PC	RAM	Multi	Multiplexer
Befehl	107	C	и	e	ld	qns	· S	20	we	m_1	m_2
							Fetch:	Fetch: $clk = 0$			
F	1	1	1	0	1	1	1	0	0	1	-
						Decode	+ Execute	Decode + Execute + Write: $clk = 1$	clk = 1		
NOP	1	1	1	0	1	1	1	0	0	1	1
LDA	1	1	1	-	-	1	-	0	0	pui_	0
STA	1	1	1	0	1	1	-	0	-	1	0
ADD	t	1	F	-	0	0	-	0	0	pui−	0
SUB	1	1	1	-	0	-	-	0	0	pui−	0
JMP	1	1	1	0	1	1	0	-	0	1	1
BRZ	0	1	1	0	1	1	-	0	0	1	1
BRZ	-	L	r	0	ı	T	0	0	0	1.	L
BRC	1	0	1	0	1	1	-	0	0	1	1
BRC	1	-	1	0	1	1	0	0	0	1	1
BRN	ij)	0	0	1	9	-	0	0	1	1
BRN	I.	I)	-	0	I,	I.	0	0	0	1	į.

Tabelle 11.3: Beschaltung von Akkumulator, Instruktionszähler, RAM und Multiplexer durch das Steuerwerk








Abbildung 11.17: Vollständig implementiertes Steuerwerk unserer Modell-CPU




5 Phasen
















































































Decode-Phase








Decode-Phase für bedingte Sprünge BRx #n
















Execute Phase für Immediate Adressierung LDA #n, ADD #n, SUB #n






Execute Phase für Immediate Adressierung LDA #n, ADD #n, SUB #n






Execute Phase für Immediate Adressierung LDA #n, ADD #n, SUB #n






Execute Phase für Immediate Adressierung LDA #n, ADD #n, SUB #n






Execute Phase für Immediate Adressierung LDA #n, ADD #n, SUB #n






Execute Phase für Immediate Adressierung LDA #n, ADD #n, SUB #n






Execute Phase für Operand aus Speicher LDA (n), ADD (n), SUB (n)






Execute Phase für Operand aus Speicher LDA (n), ADD (n), SUB (n)






Execute Phase für Operand aus Speicher LDA (n), ADD (n), SUB (n)






Execute Phase für Operand aus Speicher LDA (n), ADD (n), SUB (n)






Execute Phase für Operand aus Speicher LDA (n), ADD (n), SUB (n)






Execute Phase für Operand aus Speicher LDA (n), ADD (n), SUB (n)






Execute Phase für Operand aus Speicher LDA (n), ADD (n), SUB (n)






Execute Phase für Operand aus Speicher LDA (n), ADD (n), SUB (n)






Execute Phase für Operand aus Speicher LDA (n), ADD (n), SUB (n)






Execute Phase für Operand aus Speicher LDA (n), ADD (n), SUB (n)






Write Back Phase für Operand aus Speicher LDA (n), ADD (n), SUB (n)






Write Back Phase für Operand aus Speicher LDA (n), ADD (n), SUB (n)






Execute Phase für Store in den Speicher STA n






Execute Phase für Store in den Speicher






Execute Phase für Store in den Speicher STA n






Execute Phase für Store in den Speicher STA n






Execute Phase für Store in den Speicher STA n






Execute Phase für Store in den Speicher STA n






Execute Phase für Store in den Speicher STA n






Write Back Phase für Store in den Speicher STA n







Write Back Phase für Store in den Speicher

































№

Immediate Werte, d.h. #n
im Befehl ist ein Wert enthalten!






Adresse ist im Befehl enthalten!





• Adresse ist im Befehl enthalten + Speichern ins RAM!





• Sprungbefehle (Sprungziel im Befehl enthalten)!

