VHDL Lab Day 2 Behavioral Model

AND GATE IN BEHAVIOURAL MODEL

```
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
entity and_bv is
  Port ( a : in STD_LOGIC;
      b : in STD_LOGIC;
      c : out STD_LOGIC);
end and_bv;
```

AND GATE IN BEHAVIOURAL MODEL

architecture Behavioral of and_bv is begin process(a,b) begin if(a='1')and(b='1')then c<='1'; else c<='0'; end if; end process; end Behavioral;

SIMULATION SOURCE

```
entity and by the is
-- Port ();
end and_bv_tb;
architecture Behavioral of and_bv_tb is
component and by is
  Port (a:in STD LOGIC;
      b : in STD_LOGIC;
      c : out STD LOGIC);
end component;
signal a1 : STD_LOGIC := '0';
signal b1 : STD_LOGIC := '0';
signal c1 : STD_LOGIC;
```

```
begin
uut: and_df PORT MAP(a=>a1,b=>b1,c=>c1);
  stim_proc: process
  begin
    wait for 100 ns;
    a1<='0';
               b1<='1';
    wait for 100 ns;
    a1<='1'; b1<='0';
    wait for 100 ns;
    a1<='1'; b1<='1';
    wait;
  end process;
end Behavioral;
```

OR GATE IN BEHAVIOURAL MODEL

```
architecture Behavioral of or_bv is
                                                          architecture Behavioral of or_bv is
begin
                                                          begin
  process(a,b)
                                                            process(A,B)
  begin
                                                            begin
    if(a='1')or(b='1')then
                                                            if(A='0' and B='0')then
      c <='1';
                                                              C<='0';
    else
                                                            else
      c <= '0';
                                                              C<='1';
    end if;
                                                            end if;
  end process;
                                                            end process;
end Behavioral;
                                                          end Behavioral;
```

COMBINATIONAL CIRCUITS

• <u>HALF ADDER</u>: An adder is a digital circuit that performs addition of numbers. The **half adder** adds two single binary digits and has two outputs, sum and carry. The carry signal represents an <u>overflow</u> into the next digit of a multi-digit addition.




Figure 1: Block diagram of the half adder

A	В	S (sum)	C (carry)
0	0	0	0
0	1	1	0
1	0	1	0
1	1	0	1

Table 1: Truth table of the half adder.

```
HALF ADDER S = \overline{A} \cdot B + A \cdot \overline{B} = A \oplus B C = A \cdot B
```

```
entity ha_df is
  Port ( a : in STD_LOGIC;
      b: in STD_LOGIC;
      s : out STD_LOGIC;
      c : out STD_LOGIC);
end ha_df;
architecture Behavioral of ha_df is
begin
s <= a xor b;
c <= a and b;
end Behavioral;
```

```
architecture Behavioral of ha_bv is
begin
process(a,b)
  begin
   if(a=b)then
    s<='0';
   else
    s<='1';
   end if;
   if(a='1')and(b='1')then
    c<='1';
   else
    c<='0';
   end if;
  end process;
```

end Behavioral;

FULL ADDER :-

 The full adder adds three single binary digits and has two outputs - sum and carry.

Α	В	Cin	Sum	Cout
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1

FULL ADDER

```
architecture Behavioral of fa_df is
begin
sum <= x xor y xor z;
carry <= (x and y)or(y and z)or (z and x);
end;</pre>
```

```
architecture Behavioral of full_adder_behavioral is
                                                               if(A='1')then
begin
                                                                   if(B=C)then
  process(A,B,C)
                                                                     S<='1';
  begin
                                                                   else
  if(A='0')then
                                                                     S<='0';
         if(B=C) then
                                                                   end if;
                    S<='0';
                                                                   if(B='0' and C='0')then
          else
                                                                     Cout<='0';
                    S<='1';
                                                                   else
         end if;
                                                                     Cout<='1';
         if(B='1' and C='1')then
                                                                   end if;
                    Cout<='1';
                                                                 end if;
         else
                                                              end process;
                    Cout<='0';
                                                              end Behavioral;
    end if;
             end if;
```

Assignments-2 Day 2

- Design Behavioural models of following logic gates.
- AND,OR,NAND,NOR,XOR,NOT
- Design Data Flow and Behavioural models of Half adder and Full adder