
Hardware Enclave Attacks

CS261




Threat Model of Hardware Enclaves




Attacks on Hardware Enclaves

- Attacks on Intel services:
 - Traditional server-based attacks (not interesting)
- Attacks on enclave code:
 - Exploiting software vulnerabilities
 - Interesting API-based attacks: lago attacks (ASPLOS'13)
- Attacks on Intel CPUs:
 - Cache timing side channels, Spectre / Meltdown (Foreshadow)
 - Controlled-channel attacks

Enclave Page Permissions



Page Faults in Enclaves




Target Code

Input-dependent branches

Input-dependent data access


data_array[secret
$$<<$$
 12] = 1; secret = 0 \longrightarrow Page X secret = 1 \longrightarrow Page X + 1 secret = 2 \longrightarrow Page X + 2

```
f1() {
        f2();
        f3();
f2() {
                f3() {
  f4();
                   f5();
f4() {
                f5() {
```



```
f1() {
                                               Page A
       f2();
                                                f1()
       f3();
                                   Page B
                                                         Page C
                                     f2()
                                                           f3()
                                               Page D
f2() {
              f3() {
                                             f4(), f5()
  f4();
                 f5();
                                     Page addresses:
f4() {
              f5() {
```


```
f1() {
        f2();
        f3();
f2() {
                f3() {
  f4();
                   f5();
f4() {
                f5() {
```



Page addresses:

A B


```
f1() {
        f2();
        f3();
f2() {
                f3() {
  f4();
                   f5();
f4() {
                f5() {
```



Page addresses:

A B D

```
f1() {
        f2();
        f3();
f2() {
                f3() {
  f4();
                   f5();
f4() {
                f5() {
```



Page addresses:


A B D B A

```
f1() {
                                         Page A
      f2();
                                           f1()
      f3();
                               Page B
                                 f2()
                                         Page D
f2() {
             f3() {
                                        f4(), f5()
  f4();
               f5();
                                 Page addresses:
                                   ABDBAC
f4() {
             f5() {
```

Page C

f3()

```
f1() {
        f2();
        f3();
f2() {
                f3() {
  f4();
                   f5();
f4() {
                f5() {
```




Page addresses:

Update the Page Table

```
f1() {
                  Page Fault
                                             Page A
       f2();
                                              f1()
                                                        R
       f3();
                                  Page B
                                                       Page C
                                                         f3()
                                                                   R
                                    f2()
                                             R
                                             Page D
f2() {
              f3() {
                                                        R
                                            f4(), f5()
  f4();
                f5();
                                    Page addresses:
                                      Α
f4() {
              f5() {
```

Update the Page Table

```
f1() {
        f2();
        f3();
f2() {
                f3() {
  f4();
                   f5();
f4() {
                f5() {
```




Page addresses:

A B

Update the Page Table

```
f1() {
        f2();
        f3();
f2() {
                f3() {
   f4();
                   f5();
f4() {
                f5() {
```



Page addresses:

A B D

Example: Hunspell Checker

- Phase 1: inserts dictionary into hash buckets
- Phase 2: looks up words from a secret document

Hunspell Insertion

Hash::add_word(std::string word) {
 struct hentry *hp = malloc(...);
 int i = hash(word);
 struct hentry *dp = tableptr[i]; -

```
word4
B, D, F
Page(tableptr[i])
Page(node 1)
Page(node 2)
```

Word

word1

word2

word3

Pages

A, D

B, D

A, E

while (dp->next != NULL) {
 dp = dp->next;
}
strcpy(hp->word, word);
dp->next = hp;

Page(new node)

Hunspell Lookup

```
Word
           Pages
word1
           A, D
word2
           B, D
           A, E
word3
word4
           B, D, F
```

```
Hash::lookup(std::string word) {
   int i = hash(word);
                                  → Page(tableptr[i])
   struct hentry *dp = tableptr[i];
                                   → Page(node 1)
   while (dp != NULL) {
                                          Page(node 2)
      if (!strcmp(hp->word, word))
        return dp;
      dp = dp->next;
```

Match with the oracle

Side Channels vs Controlled Channels

	Cache Side Channels	Controlled Channels
Granularity	Cachelines (64-byte)	Pages (4KB)
Noisiness	Highly noisy	Noiseless and Lossless
Synchronization	Two-phase synchronization (e.g., PRIME+PROBE, FLUSH+RELOAD)	No synchronization with the victim
Scope	Common to most platforms	Specific to enclaves
Privileges	Non-root	Need root privileges

Mitigation

- ASLR (Address Space Layout Randomization)?
 - Not working
 Can detect entry points and "start-up" patterns
- Self-paging
 - Some architecture (e.g., RISC-V) suggests self-paging in enclaves
 - The OS never gets any page faults
- Detecting attacks
 - Execution time, page fault count, etc
- Forbidding page faults from enclave code → T-SGX

T-SGX (NDSS'17)

- Intel TSX (Transactional Synchronization Extensions)
 - Any fault → abort handler

Can forbid all page faults in enclaves (i.e., no paging)

Other Enclave Attacks

- Page table access/dirty bits (USENIX'17)
 - Recently read → access bit; Recently written → dirty bit
 - Can be observed without page faults
- Branch Predictor States (USENIX'17)
 - Enclave and non-enclave code shares branch predictor states
 - Can observe which branches are taken
- Addresses on memory bus (CCS'13)
 - Every memory command (read / write) is visible on bus
 - Can observe with a DIMM interposer

Questions?

Hardware Enclave Attacks