

Dynamic instruction scheduling

Key idea: allow subsequent independent instructions to proceed

DIVD F0,F2,F4 ; takes long time

ADDD F10,F0,F8 ; stalls waiting for F0

SUBD F12,F8,F13 ; Let this instr. bypass the ADDD

- Enables out-of-order execution => out-of-order completion


Instr. gets stuck here



Two historical schemes used in recent machines:

- Scoreboard dates back to CDC 6600 in 1963
- Tomasulo in IBM 360/91 in 1967

Scoreboard pipeline



- **Issue:** Decode and check for structural hazards
- **Read operands:** wait until no data hazard, then read operands
- All data hazards are handled by the scoreboard mechanism

Scoreboard complications

Out-of-order completion => WAR, WAW hazards

- WAR: instruction is stalled in the WB stage until a previous instruction has read the operand
- WAW: instruction is stalled in the Issue stage until a previous instruction has written its result

Scoreboard keeps track of dependencies and state of operations

Scoreboard functionality

Issue: Instruction is issued when:

- **No structural hazard for a functional unit**
- **No WAW with an instruction in execution**

Read: Instruction reads operands when
they become available (RAW)

EX: normal execution

Write: Instruction writes when all previous instructions
have read this operand

***The scoreboard is updated when an instruction proceeds
to a new stage***

Data structures in the scoreboard

1. ***Instruction status***—keeps track of in which stage an instruction is.
2. ***Functional unit status***—Indicates the state of the functional unit (FU). 9 fields for each FU:
 - Busy: Indicates whether the unit is busy or not
 - Op: Operation to perform in the unit (e.g. add or sub)
 - Fi: Destination register name
 - Fj, Fk: Source register names
 - Qj, Qk: Name of functional unit producing regs Fj, Fk
 - Rj, Rk: Flags indicating when Fj and Fk are ready
3. ***Register result status***—Indicates which functional unit will write to each register, if any.

Scoreboard example

Instruction status

			<i>Read</i>	<i>Exec.</i>	<i>Write</i>
			<i>Issue</i>	<i>ops</i>	<i>compl. result</i>
Instruction	j	k			
LD	F6	34+	R2		
LD	F2	45+	R3		
MULTDF0	F2	F4			
SUBD	F8	F6	F2		
DIVD	F10	F0	F6		
ADDD	F6	F8	F2		

Functional unit status

<u>functional unit status</u>				dest	src 1	src 2	FUsrc1	FUsrc2	Fj?	Fk?
Time	Name	<i>Busy</i>	<i>Op</i>	<i>Fi</i>	<i>Fj</i>	<i>Fk</i>	<i>Qj</i>	<i>Qk</i>	<i>Rj</i>	<i>Rk</i>
	<i>Integer</i>	No								
	<i>Mult1</i>	No								
	<i>Mult2</i>	No								
	<i>Add</i>	No								
	<i>Divide</i>	No								

Register result status

	<i>F0</i>	<i>F2</i>	<i>F4</i>	<i>F6</i>	<i>F8</i>	<i>F10</i>	<i>...</i>	<i>F30</i>
FU								

Clock: 0

Detailed Scoreboard Pipeline Control

<i>Instruction status</i>	<i>Wait until</i>	<i>Bookkeeping for FU</i>
<i>Issue</i>	Not busy(FU) & Not Result('D')	Busy ← Yes; Fi ← 'D'; Fj ← 'Src1'; Fk ← 'Src2'; Qj ← Result('Src1'); Rj ← not Qj Qk ← Result('Src2'); Rj ← not Qj
<i>Read operands</i>	Rj = Yes & Rk = Yes	Rj ← No; Rk ← No;
<i>Execution complete</i>	Functional unit done	
<i>Write result</i>	For all functional units f ≠ FU: (Fj(f) ≠ Fi(FU) or Rj(f) = No) AND (Fk(f) ≠ Fi(FU) or Rk(f) = No)	For all functional units f ≠ FU: if Qj(f) = FU then Rj(f) ← Yes; if Qk(f) = FU then Rk(f) ← Yes; Result(Fi(FU)) ← 0; Busy(FU) ← No;

Scoreboard example, cycle 1

Instruction status

Instruction	j	k	Read <i>Issue</i>	Exec. <i>ops</i>	Write <i>compl. result</i>
LD F6	34+	R2	1		
LD F2	45+	R3			
MULTDF0	F2	F4			
SUBD F8	F6	F2			
DIVD F10	F0	F6			
ADDD F6	F8	F2			

Functional unit status

Time	Name	Busy	Op	dest <i>Fi</i>	src 1 <i>Fj</i>	src 2 <i>Fk</i>	FUsrc1 <i>Qj</i>	FUsrc2 <i>Qk</i>	Fj? <i>Rj</i>	Fk? <i>Rk</i>
	Integer	Yes	Load	F6		R2				Yes
	Mult1	No								
	Mult2	No								
	Add	No								
	Divide	No								

Register result status

	F0	F2	F4	F6	F8	F10	...	F30
FU	Integer							

Clock: 1

Scoreboard example, cycle 2

Instruction status

Instruction	j	k
LD F6	34+	R2
LD F2	45+	R3
MULTDF0	F2	F4
SUBD F8	F6	F2
DIVD F10	F0	F6
ADDD F6	F8	F2

Read Exec. Write
Issue ops compl. result

1	2		
---	---	--	--

● Issue 2nd load?

Functional unit status

Time	Name	Busy	Op	dest Fi	src 1 Fj	src 2 Fk	FUsrc1 Qj	FUsrc2 Qk	Fj? Rj	Fk? Rk
	Integer	Yes	Load	F6		R2				No
	Mult1	No								
	Mult2	No								
	Add	No								
	Divide	No								

Register result status

	F0	F2	F4	F6	F8	F10	...	F30
FU	Integer							

Clock: 2

Scoreboard example, cycle 3

Instruction status

Instruction	j	k
LD F6	34+	R2
LD F2	45+	R3
MULTDF0	F2	F4
SUBD F8	F6	F2
DIVD F10	F0	F6
ADDD F6	F8	F2

Read Exec. Write
Issue ops compl. result

1 2 3

● Issue MULT?

Functional unit status

Time	Name	Busy	Op	dest Fi	src 1 Fj	src 2 Fk	FUsrc1 Qj	FUsrc2 Qk	Fj? Rj	Fk? Rk
	Integer	Yes	Load	F6		R2				No
	Mult1	No								
	Mult2	No								
	Add	No								
	Divide	No								

Register result status

	F0	F2	F4	F6	F8	F10	...	F30
FU	Integer							

Clock: 3

Scoreboard example, cycle 4

Instruction status

				<i>Read</i>	<i>Exec.</i>	<i>Write</i>
				<i>Issue</i>	<i>ops</i>	<i>compl. result</i>
Instruction	j	k				
LD F6	34+	R2		1	2	3
LD F2	45+	R3				4
MULTDF0	F2	F4				
SUBD F8	F6	F2				
DIVD F10	F0	F6				
ADDD F6	F8	F2				

Functional unit status

ional unit status				dest	src 1	src 2	FUsrc1	FUsrc2	Fj?	Fk?
Time	Name	<i>Busy</i>	<i>Op</i>	<i>Fi</i>	<i>Fj</i>	<i>Fk</i>	<i>Qj</i>	<i>Qk</i>	<i>Rj</i>	<i>Rk</i>
	<i>Integer</i>	No								
	<i>Mult1</i>	No								
	<i>Mult2</i>	No								
	<i>Add</i>	No								
	<i>Divide</i>	No								

Register result status

	<i>F0</i>	<i>F2</i>	<i>F4</i>	<i>F6</i>	<i>F8</i>	<i>F10</i>	<i>...</i>	<i>F30</i>
<i>FU</i>				-				

Clock: 4

Scoreboard example, cycle 5

Instruction status

				Read	Exec.	Write
				<i>Issue</i>	<i>ops</i>	<i>compl. result</i>
Instruction	j	k				
LD F6	34+	R2		1	2	3
LD F2	45+	R3		5		4
MULTDF0	F2	F4				
SUBD F8	F6	F2				
DIVD F10	F0	F6				
ADDD F6	F8	F2				

Functional unit status

Time	Name	Busy	Op	dest <i>Fi</i>	src 1 <i>Fj</i>	src 2 <i>Fk</i>	FUsrc1 <i>Qj</i>	FUsrc2 <i>Qk</i>	Fj? <i>Rj</i>	Fk? <i>Rk</i>
	Integer	Yes	Load	F2		R3				Yes
	Mult1	No								
	Mult2	No								
	Add	No								
	Divide	No								

Register result status

	<i>F0</i>	<i>F2</i>	<i>F4</i>	<i>F6</i>	<i>F8</i>	<i>F10</i>	...	<i>F30</i>
FU	Integer							

Clock: **5**

Scoreboard example, cycle 6

Instruction status

				Read	Exec.	Write
				<i>Issue</i>	<i>ops</i>	<i>compl. result</i>
Instruction	j	k				
LD F6	34+	R2		1	2	3
LD F2	45+	R3		5	6	4
MULT F0	F2	F4		6		
SUBD F8	F6	F2				
DIVD F10	F0	F6				
ADDD F6	F8	F2				

Functional unit status

			dest	src 1	src 2	FUsrc1	FUsrc2	Fj?	Fk?
Time	Name	Busy	Op	Fi	Fj	Fk	Qj	Qk	Rj
	Integer	Yes	Load	F2		R3			No
	Mult1	Yes	Mult	F0	F2	F4	Integer		Yes
	Mult2	No							
	Add	No							
	Divide	No							

Register result status

	F0	F2	F4	F6	F8	F10	...	F30
FU	Mult1	Integer						

Clock: 6

Scoreboard example, cycle 7

Instruction status

				Read	Exec.	Write
				<i>Issue</i>	<i>ops</i>	<i>compl. result</i>
Instruction	j	k				
LD F6	34+	R2		1	2	3
LD F2	45+	R3		5	6	7
MULTDF0	F2	F4		6		
SUBD F8	F6	F2		7		
DIVD F10	F0	F6				
ADDD F6	F8	F2				

Functional unit status

onal unit status				dest	src 1	src 2	FUsrc1	FUsrc2	Fj?	Fk?
Time	Name	<i>Busy</i>	<i>Op</i>	<i>Fi</i>	<i>Fj</i>	<i>Fk</i>	<i>Qj</i>	<i>Qk</i>	<i>Rj</i>	<i>Rk</i>
	<i>Integer</i>	Yes	Load	F2		R3				No
	<i>Mult1</i>	Yes	Mult	F0	F2	F4	Integer		No	Yes
	<i>Mult2</i>	No								
	<i>Add</i>	Yes	Sub	F8	F6	F2		Integer	Yes	No
	<i>Divide</i>	No								

Register result status

	<i>F0</i>	<i>F2</i>	<i>F4</i>	<i>F6</i>	<i>F8</i>	<i>F10</i>	...	<i>F30</i>
FU	Mult1	Integer			Add			

Clock: 7

Scoreboard example, cycle 8a

Instruction status

				Read	Exec.	Write
				<i>Issue</i>	<i>ops</i>	<i>compl. result</i>
Instruction	j	k				
LD F6	34+	R2		1	2	3 4
LD F2	45+	R3		5	6	7
MULTDF0	F2	F4		6		
SUBD F8	F6	F2		7		
DIVD F10	F0	F6		8		
ADDD F6	F8	F2				

Functional unit status

onal unit status				dest	src 1	src 2	FUsrc1	FUsrc2	Fj?	Fk?
Time	Name	<i>Busy</i>	<i>Op</i>	<i>Fi</i>	<i>Fj</i>	<i>Fk</i>	<i>Qj</i>	<i>Qk</i>	<i>Rj</i>	<i>Rk</i>
	<i>Integer</i>	Yes	Load	F2		R3				No
	<i>Mult1</i>	Yes	Mult	F0	F2	F4	Integer		No	Yes
	<i>Mult2</i>	No								
	<i>Add</i>	Yes	Sub	F8	F6	F2		Integer	Yes	No
	<i>Divide</i>	Yes	Div	F10	F0	F6	Mult1		No	Yes

Register result status

	<i>F0</i>	<i>F2</i>	<i>F4</i>	<i>F6</i>	<i>F8</i>	<i>F10</i>	...	<i>F30</i>
FU	Mult1	Integer			Add	Divide		

Clock: **8**

Scoreboard example, cycle 8

Instruction status

<u>Instruction status</u>					<i>Read</i>	<i>Exec.</i>	<i>Write</i>
Instruction		j	k	<i>Issue</i>	<i>ops</i>	<i>compl.</i>	<i>result</i>
LD	F6	34+	R2	1	2	3	4
LD	F2	45+	R3	5	6	7	8
MULTD	F0	F2	F4	6			
SUBD	F8	F6	F2	7			
DIVD	F10	F0	F6	8			
ADDD	F6	F8	F2				

Functional unit status

Time	Name	Busy	Op	dest <i>Fi</i>	src 1 <i>Fj</i>	src 2 <i>Fk</i>	FUsrc1 <i>Qj</i>	FUsrc2 <i>Qk</i>	Fj? <i>Rj</i>	Fk? <i>Rk</i>
Integer		No								
	Mult1	Yes	Mult	F0	F2	F4	-		Yes	Yes
	Mult2	No								
	Add	Yes	Sub	F8	F6	F2		-	Yes	Yes
	Divide	Yes	Div	F10	F0	F6	Mult1		No	Yes

Register result status

	F0	F2	F4	F6	F8	F10	...	F30
FU	Mult1	-			Add	Divide		

Clock: 8

Scoreboard example, cycle 9

Instruction status

Instruction	j	k	Issue	Read ops	Exec. compl.	Write result
LD F6	34+	R2	1	2	3	4
LD F2	45+	R3	5	6	7	8
MULTDF0	F2	F4	6	9		
SUBD F8	F6	F2	7	9		
DIVD F10	F0	F6	8			
ADDD F6	F8	F2				

- Read operands for MULT & SUB
- Issue ADDD?

Functional unit status

Time	Name	Busy	Op	dest <i>Fi</i>	src 1 <i>Fj</i>	src 2 <i>Fk</i>	FUsrc1 <i>Qj</i>	FUsrc2 <i>Qk</i>	Fj? <i>Rj</i>	Fk? <i>Rk</i>
	Integer	No								
10	Mult1	Yes	Mult	F0	F2	F4			No	No
	Mult2	No								
2	Add	Yes	Sub	F8	F6	F2			No	No
	Divide	Yes	Div	F10	F0	F6	Mult1		No	Yes

Register result status

FU	F0	F2	F4	F6	F8	F10	...	F30
	Mult1				Add	Divide		

Clock: 9

Scoreboard example, cycle 11

Instruction status

Instruction	j	k	Issue	Read ops	Exec. compl.	Write result
LD F6	34+	R2	1	2	3	4
LD F2	45+	R3	5	6	7	8
MULTDF0	F2	F4	6	9		
SUBD F8	F6	F2	7	9	11	
DIVD F10	F0	F6	8			
ADDD F6	F8	F2				

- SUBD completes execution

Functional unit status

Time	Name	Busy	Op	dest Fi	src 1 Fj	src 2 Fk	FUsrc1 Qj	FUsrc2 Qk	Fj? Rj	Fk? Rk
	Integer	No								
8	Mult1	Yes	Mult	F0	F2	F4			No	No
	Mult2	No								
0	Add	Yes	Sub	F8	F6	F2			No	No
	Divide	Yes	Div	F10	F0	F6	Mult1		No	Yes

Register result status

FU	F0	F2	F4	F6	F8	F10	...	F30
	Mult1				Add	Divide		

Clock: 11

Scoreboard example, cycle 12

Instruction status

Instruction	j	k	Issue	Read ops	Exec. compl.	Write result
LD F6	34+	R2	1	2	3	4
LD F2	45+	R3	5	6	7	8
MULTDF0	F2	F4	6	9		
SUBD F8	F6	F2	7	9	11	12
DIVD F10	F0	F6	8			
ADDD F6	F8	F2				

- Read operands for DIVD?

Functional unit status

Time	Name	Busy	Op	dest <i>Fi</i>	src 1 <i>Fj</i>	src 2 <i>Fk</i>	FUsrc1 <i>Qj</i>	FUsrc2 <i>Qk</i>	Fj? <i>Rj</i>	Fk? <i>Rk</i>
	Integer	No								
7	Mult1	Yes	Mult	F0	F2	F4			No	No
	Mult2	No								
	Add	No							-	-
	Divide	Yes	Div	F10	F0	F6	Mult1		No	Yes

Register result status

FU	F0	F2	F4	F6	F8	F10	...	F30
	Mult1				-	Divide		

Clock: 12

Scoreboard example, cycle 13

Instruction status

Instruction	j	k	Issue	Read ops	Exec. compl.	Write result
LD F6	34+	R2	1	2	3	4
LD F2	45+	R3	5	6	7	8
MULTDF0	F2	F4	6	9		
SUBD F8	F6	F2	7	9	11	12
DIVD F10	F0	F6	8			
ADDD F6	F8	F2	13			

● Issue ADDD

Functional unit status

Time	Name	Busy	Op	dest Fi	src 1 Fj	src 2 Fk	FUsrc1 Qj	FUsrc2 Qk	Fj? Rj	Fk? Rk
	Integer	No								
6	Mult1	Yes	Mult	F0	F2	F4			No	No
	Mult2	No								
	Add	Yes	Add	F6	F8	F2			Yes	Yes
	Divide	Yes	Div	F10	F0	F6	Mult1		No	Yes

Register result status

FU	F0	F2	F4	F6	F8	F10	...	F30
	Mult1			Add		Divide		

Clock: 13

Scoreboard example, cycle 14

Instruction status

				<i>Read</i>	<i>Exec.</i>	<i>Write</i>
Instruction	j	k		<i>Issue</i>	<i>ops</i>	<i>compl. result</i>
LD F6	34+	R2		1	2	3 4
LD F2	45+	R3		5	6	7 8
MULTDF0	F2	F4		6	9	
SUBD F8	F6	F2		7	9	11 12
DIVD F10	F0	F6		8		
ADDD F6	F8	F2		13	14	

Functional unit status

Time	Name	<i>Busy</i>	<i>Op</i>	dest <i>Fi</i>	src 1 <i>Fj</i>	src 2 <i>Fk</i>	FUsrc1 <i>Qj</i>	FUsrc2 <i>Qk</i>	Fj? <i>Rj</i>	Fk? <i>Rk</i>
	Integer	No								
5	Mult1	Yes	Mult	F0	F2	F4			No	No
	Mult2	No								
2	Add	Yes	Add	F6	F8	F2			No	No
	Divide	Yes	Div	F10	F0	F6	Mult1		No	Yes

Register result status

	<i>F0</i>	<i>F2</i>	<i>F4</i>	<i>F6</i>	<i>F8</i>	<i>F10</i>	...	<i>F30</i>
FU	Mult1			Add		Divide		

Clock: 14

Scoreboard example, cycle 16

Instruction status

Instruction	j	k	Issue	Read ops	Exec. compl.	Write result
LD F6	34+	R2	1	2	3	4
LD F2	45+	R3	5	6	7	8
MULTDF0	F2	F4	6	9		
SUBD F8	F6	F2	7	9	11	12
DIVD F10	F0	F6	8			
ADDD F6	F8	F2	13	14	16	

- Can ADDD write result?

Functional unit status

Time	Name	Busy	Op	dest <i>Fi</i>	src 1 <i>Fj</i>	src 2 <i>Fk</i>	FUsrc1 <i>Qj</i>	FUsrc2 <i>Qk</i>	Fj? <i>Rj</i>	Fk? <i>Rk</i>
	Integer	No								
3	Mult1	Yes	Mult	F0	F2	F4			No	No
	Mult2	No								
0	Add	Yes	Add	F6	F8	F2			No	No
	Divide	Yes	Div	F10	F0	F6	Mult1		No	Yes

Register result status

	<i>F0</i>	<i>F2</i>	<i>F4</i>	<i>F6</i>	<i>F8</i>	<i>F10</i>	...	<i>F30</i>
FU	Mult1			Add		Divide		

Clock: 16

Scoreboard example, cycle 17

Instruction status

<u>Instruction status</u>					<i>Read</i>	<i>Exec.</i>	<i>Write</i>
Instruction	j	k		<i>Issue</i>	<i>ops</i>	<i>compl.</i>	<i>result</i>
LD	F6	34+	R2	1	2	3	4
LD	F2	45+	R3	5	6	7	8
MULTDF0	F2	F4		6	9		
SUBD	F8	F6	F2	7	9	11	12
DIVD	F10	F0	F6	8			
ADDD	F6	F8	F2	13	14	16	

- ADDD stalls, waiting for DIVD to read F6
- Resolves a WAR hazard!

Functional unit status

onal unit status				dest	src 1	src 2	FUsrc1	FUsrc2	Fj?	Fk?
Time	Name	<i>Busy</i>	<i>Op</i>	<i>Fi</i>	<i>Fj</i>	<i>Fk</i>	<i>Qj</i>	<i>Qk</i>	<i>Rj</i>	<i>Rk</i>
2	<i>Integer</i>	No								
	<i>Mult1</i>	Yes	Mult	F0	F2	F4			No	No
	<i>Mult2</i>	No								
	<i>Add</i>	Yes	Add	F6	F8	F2			No	No
	<i>Divide</i>	Yes	Div	F10	F0	F6	Mult1		No	Yes

Register result status

	<i>F0</i>	<i>F2</i>	<i>F4</i>	<i>F6</i>	<i>F8</i>	<i>F10</i>	...	<i>F30</i>
FU	Mult1			Add		Divide		

Clock: 17

Scoreboard example, cycle 19

Instruction status

				<i>Read</i>	<i>Exec.</i>	<i>Write</i>
Instruction	j	k		<i>Issue</i>	<i>ops</i>	<i>compl. result</i>
LD F6	34+	R2		1	2	3 4
LD F2	45+	R3		5	6	7 8
MULTDF0	F2	F4		6	9	19
SUBD F8	F6	F2		7	9	11 12
DIVD F10	F0	F6		8		
ADDD F6	F8	F2		13	14	16

Functional unit status

onal unit status				dest	src 1	src 2	FUsrc1	FUsrc2	Fj?	Fk?
Time	Name	<i>Busy</i>	<i>Op</i>	<i>Fi</i>	<i>Fj</i>	<i>Fk</i>	<i>Qj</i>	<i>Qk</i>	<i>Rj</i>	<i>Rk</i>
0	<i>Integer</i>	No								
	<i>Mult1</i>	Yes	Mult	F0	F2	F4			No	No
	<i>Mult2</i>	No								
	<i>Add</i>	Yes	Add	F6	F8	F2			No	No
	<i>Divide</i>	Yes	Div	F10	F0	F6	Mult1		No	Yes

Register result status

	<i>F0</i>	<i>F2</i>	<i>F4</i>	<i>F6</i>	<i>F8</i>	<i>F10</i>	...	<i>F30</i>
FU	Mult1			Add		Divide		

Clock: 19

Scoreboard example, cycle 20

Instruction status

<u>Instruction status</u>				<i>Read</i>	<i>Exec.</i>	<i>Write</i>	
Instruction	j	k		<i>Issue</i>	<i>ops</i>	<i>compl.</i>	<i>result</i>
LD F6	34+	R2		1	2	3	4
LD F2	45+	R3		5	6	7	8
MULTDF0	F2	F4		6	9	19	20
SUBD F8	F6	F2		7	9	11	12
DIVD F10	F0	F6		8			
ADDD F6	F8	F2		13	14	16	

Functional unit status

Time	Name	<i>Busy</i>	<i>Op</i>	dest <i>Fi</i>	src 1 <i>Fj</i>	src 2 <i>Fk</i>	FUsrc1 <i>Qj</i>	FUsrc2 <i>Qk</i>	Fj? <i>Rj</i>	Fk? <i>Rk</i>
	Integer	No								
	Mult1	No								
	Mult2	No								
	Add	Yes	Add	F6	F8	F2			No	No
	Divide	Yes	Div	F10	F0	F6	-		Yes	Yes

Register result status

	<i>F0</i>	<i>F2</i>	<i>F4</i>	<i>F6</i>	<i>F8</i>	<i>F10</i>	...	<i>F30</i>
FU	-			Add		Divide		

Clock: 20

Scoreboard example, cycle 21

Instruction status

				Read	Exec.	Write
				<i>Issue</i>	<i>ops</i>	<i>compl. result</i>
Instruction	j	k				
LD F6	34+	R2		1	2	3 4
LD F2	45+	R3		5	6	7 8
MULTDF0	F2	F4		6	9	19 20
SUBD F8	F6	F2		7	9	11 12
DIVD F10	F0	F6		8	21	
ADDD F6	F8	F2		13	14	16

Functional unit status

Time	Name	Busy	Op	dest <i>Fi</i>	src 1 <i>Fj</i>	src 2 <i>Fk</i>	FUsrc1 <i>Qj</i>	FUsrc2 <i>Qk</i>	Fj? <i>Rj</i>	Fk? <i>Rk</i>
	Integer	No								
	Mult1	No								
	Mult2	No								
	Add	Yes	Add	F6	F8	F2			No	No
	Divide	Yes	Div	F10	F0	F6			No	No

Register result status

	<i>F0</i>	<i>F2</i>	<i>F4</i>	<i>F6</i>	<i>F8</i>	<i>F10</i>	...	<i>F30</i>
FU	Add				Divide			

Clock: 21

Scoreboard example, cycle 22

Instruction status

Instruction	j	k	Issue	Read ops	Exec. compl.	Write result
LD F6	34+	R2	1	2	3	4
LD F2	45+	R3	5	6	7	8
MULTDF0	F2	F4	6	9	19	20
SUBD F8	F6	F2	7	9	11	12
DIVD F10	F0	F6	8	21		
ADDD F6	F8	F2	13	14	16	22

- Now ADDD can safely write its result in F6

Functional unit status

Time	Name	Busy	Op	dest Fi	src 1 Fj	src 2 Fk	FUsrc1 Qj	FUsrc2 Qk	Fj? Rj	Fk? Rk
	Integer	No								
	Mult1	No								
	Mult2	No								
	Add	No								
40	Divide	Yes	Div	F10	F0	F6			No	No

Register result status

FU	F0	F2	F4	F6	F8	F10	...	F30
				-		Divide		

Clock: 22

Scoreboard example, cycle 61

Instruction status

				<i>Read</i>	<i>Exec.</i>	<i>Write</i>
Instruction	j	k		<i>Issue</i>	<i>ops</i>	<i>compl. result</i>
LD F6	34+	R2		1	2	3 4
LD F2	45+	R3		5	6	7 8
MULTDF0	F2	F4		6	9	19 20
SUBD F8	F6	F2		7	9	11 12
DIVD F10	F0	F6		8	21	61
ADDD F6	F8	F2		13	14	16 22

Functional unit status

Time	Name	<i>Busy</i>	<i>Op</i>	dest <i>Fi</i>	src 1 <i>Fj</i>	src 2 <i>Fk</i>	FUsrc1 <i>Qj</i>	FUsrc2 <i>Qk</i>	Fj? <i>Rj</i>	Fk? <i>Rk</i>
	Integer	No								
	Mult1	No								
	Mult2	No								
	Add	No								
0	Divide	Yes	Div	F10	F0	F6			No	No

Register result status

	<i>F0</i>	<i>F2</i>	<i>F4</i>	<i>F6</i>	<i>F8</i>	<i>F10</i>	...	<i>F30</i>
FU	Divide							

Clock: 61

Scoreboard example, cycle 62

Instruction status

				<i>Read</i>	<i>Exec.</i>	<i>Write</i>
				<i>Issue</i>	<i>ops</i>	<i>compl. result</i>
Instruction	j	k				
LD F6	34+	R2		1	2	3 4
LD F2	45+	R3		5	6	7 8
MULTDF0	F2	F4		6	9	19 20
SUBD F8	F6	F2		7	9	11 12
DIVD F10	F0	F6		8	21	61 62
ADDD F6	F8	F2		13	14	16 22

Functional unit status

Time	Name	<i>Busy</i>	<i>Op</i>	dest <i>Fi</i>	src 1 <i>Fj</i>	src 2 <i>Fk</i>	FUsrc1 <i>Qj</i>	FUsrc2 <i>Qk</i>	Fj? <i>Rj</i>	Fk? <i>Rk</i>
	Integer	No								
	Mult1	No								
	Mult2	No								
	Add	No								
	Divide	No								

Register result status

	<i>F0</i>	<i>F2</i>	<i>F4</i>	<i>F6</i>	<i>F8</i>	<i>F10</i>	...	<i>F30</i>
FU						-		

Clock: 62

Limitations with scoreboards

The scoreboard technique is limited by:

- Number of scoreboard entries (*window size*)
- Number and types of functional units
- Number of ports to the register bank
- Hazards caused by name dependencies

Tomasulo's algorithm addresses the last two limitations

Tomasulo's Algorithm

In IBM 360/91, 4 years after the CDC 6600


Goal: High performance without compiler support

Differences between Tomasulo & Scoreboard:

- Control & Buffers *distributed* with FUs (called **reservation stations**) vs. centralised in Scoreboard
- Register names in instructions replaced by pointers to reservation station buffer (**HW register renaming**)
- Common Data Bus broadcasts results to all FUs
- Loads and Stores treated as FUs as well

This technique has been adopted in many recent machines (e.g. PowerPC)

Hardware Organization



Three stages of Tomasulo's Alg.

1. **Issue**—get instruction from FP Op Queue

- Issue if no structural hazard for a reservation station

2. **Execution**—operate on operands (EX)

- Execute when both operands are available;
if not ready, watch Common Data Bus (CDB) for result

3. **Write result**—finish execution (WB)

- Write on CDB to all awaiting functional units;
mark reservation station available

- Normal bus: data + destination
- Common Data Bus: data + **source** (snooping)

Tomasulo example, cycle 0

Instruction status

Instruction		j	k
LD	F6	34+	R2
LD	F2	45+	R3
MULTD	F0	F2	F4
SUBD	F8	F6	F2
DIVD	F10	F0	F6
ADDD	F6	F8	F2

Exec. Write

Issue compl. result

Load buffers

Busy Address

Load1	No
Load2	No
Load3	No

Functional unit status

src 1 src 2 RS for j RS for k

Time	Name	<i>Busy</i>	<i>Op</i>	<i>Vj</i>	<i>Vk</i>	<i>Qj</i>	<i>Qk</i>
	Add1	No					
	Add2	No					
	Add3	No					
	Mult1	No					
	Mult2	No					

Register result status

	F_0	F_2	F_4	F_6	F_8	F_{10}	...	F_{30}
FU								

Clock: 0

Tomasulo example, cycle 1

Instruction status

Instruction	j	k	Exec. Write
			Issue compl. result
LD F6	34+	R2	1
LD F2	45+	R3	
MULTDF0	F2	F4	
SUBD F8	F6	F2	
DIVD F10	F0	F6	
ADDD F6	F8	F2	

Load buffers

Time	Busy	Address
Load1	Yes	R2+32
Load2	No	
Load3	No	

Functional unit status

Time	Name	Busy	Op	src 1 Vj	src 2 Vk	RS for j Qj	RS for k Qk
	Add1	No					
	Add2	No					
	Add3	No					
	Mult1	No					
	Mult2	No					

Register result status

FU	F0	F2	F4	F6	F8	F10	...	F30
				Load1				

Clock: 1

Tomasulo example, cycle 2

Instruction status

Instruction	j	k
LD F6	34+	R2
LD F2	45+	R3
MULTDF0	F2	F4
SUBD F8	F6	F2
DIVD F10	F0	F6
ADDD F6	F8	F2

Exec. Write
Issue compl. result

1
2

Load buffers

Time	Busy	Address
1		
Load1	Yes	R2+32
Load2	Yes	R3+45
Load3	No	

Functional unit status

Time	Name	Busy	Op	src 1 Vj	src 2 Vk	RS for j Qj	RS for k Qk
	Add1	No					
	Add2	No					
	Add3	No					
	Mult1	No					
	Mult2	No					

Register result status

FU	F0	F2	F4	F6	F8	F10	...	F30
		Load2		Load1				

Clock: **2**

Tomasulo example, cycle 3

Instruction status

Instruction	j	k
LD F6	34+	R2
LD F2	45+	R3
MULTDF0	F2	F4
SUBD F8	F6	F2
DIVD F10	F0	F6
ADDD F6	F8	F2

Exec. Write
Issue compl. result

1	3
2	
3	

Load buffers

Time	Busy	Address
0	Load1	Yes R2+32
1	Load2	Yes R3+45
	Load3	No

Functional unit status

Time	Name	Busy	Op	src 1 Vj	src 2 Vk	RS for j Qj	RS for k Qk
	Add1	No					
	Add2	No					
	Add3	No					
	Mult1	Yes	Mult		F4	Load2	
	Mult2	No					

Register result status

FU	F0	F2	F4	F6	F8	F10	...	F30
	Mult1	Load2		Load1				

Clock: **3**

Tomasulo example, cycle 4

Instruction status

				Exec. Write		
Instruction	j	k		Issue	compl.	result
LD F6	34+	R2		1	3	4
LD F2	45+	R3		2	4	
MULTDF0	F2	F4		3		
SUBD F8	F6	F2		4		
DIVD F10	F0	F6				
ADDD F6	F8	F2				

Load buffers

	Time	Busy	Address
Load1		No	
Load2	0	Yes	R3+45
Load3		No	

Functional unit status

Time	Name	Busy	Op	src 1 Vj	src 2 Vk	RS for j Qj	RS for k Qk
	Add1	Yes	Sub	M(R2+34)			Load2
	Add2	No					
	Add3	No					
	Mult1	Yes	Mult		F4	Load2	
	Mult2	No					

Register result status

	F0	F2	F4	F6	F8	F10	...	F30
FU	Mult1	Load2		-	Add1			

Clock: **4**

Tomasulo example, cycle 5

Instruction status

Instruction	j	k
LD F6	34+	R2
LD F2	45+	R3
MULTDF0	F2	F4
SUBD F8	F6	F2
DIVD F10	F0	F6
ADDD F6	F8	F2

Exec. Write
Issue compl. result

1	3	4
2	4	5
3		
4		
5		

Load buffers

Time	Busy	Address
Load1	No	
Load2	No	
Load3	No	

Functional unit status

Time	Name	Busy	Op	src 1 Vj	src 2 Vk	RS for j Qj	RS for k Qk
2	Add1	Yes	Sub	M(R2+34)	M(R3+45)		-
	Add2	No					
	Add3	No					
10	Mult1	Yes	Mult	M(R3+45)	F4	-	
	Mult2	Yes	Div		F6	Mult1	

Register result status

	F0	F2	F4	F6	F8	F10	...	F30
FU	Mult1	-			Add1	Mult2		

Clock: **5**

Tomasulo example, cycle 6

Instruction status

Instruction		j	k	Exec. Write		
				Issue	compl.	result
LD	F6	34+	R2	1	3	4
LD	F2	45+	R3	2	4	5
MULTDF0	F2	F4		3		
SUBD	F8	F6	F2	4		
DIVD	F10	F0	F6	5		
ADDD	F6	F8	F2	6		

Load buffers

	Busy	Address
Load1	No	
Load2	No	
Load3	No	

Functional unit status

Time	Name	Busy	Op	src 1	src 2	RS for j	RS for k
				Vj	Vk	Qj	Qk
1	Add1	Yes	Sub	M(R2+34)M(R3+45)			
	Add2	Yes	Add		F2	Add1	
	Add3	No					
9	Mult1	Yes	Mult	M(R3+45)	F4		
	Mult2	Yes	Div		F6	Mult1	

Register result status

	F0	F2	F4	F6	F8	F10	...	F30
FU	Mult1			Add2	Add1	Mult2		

Clock: 6

Tomasulo example, cycle 7

Instruction status

				<i>Exec. Write</i>		
Instruction	j	k		<i>Issue</i>	<i>compl.</i>	<i>result</i>
LD F6	34+	R2		1	3	4
LD F2	45+	R3		2	4	5
MULTDF0	F2	F4		3		
SUBD F8	F6	F2		4	7	
DIVD F10	F0	F6		5		
ADDD F6	F8	F2		6		

Load buffers

	<i>Busy</i>	<i>Address</i>
<i>Load1</i>	No	
<i>Load2</i>	No	
<i>Load3</i>	No	

Functional unit status

				src 1	src 2	RS for j	RS for k
Time	Name	<i>Busy</i>	<i>Op</i>	<i>Vj</i>	<i>Vk</i>	<i>Qj</i>	<i>Qk</i>
0	<i>Add1</i>	Yes	Sub	M(R2+34)M(R3+45)			
	<i>Add2</i>	Yes	Add		F2	Add1	
	<i>Add3</i>	No					
8	<i>Mult1</i>	Yes	Mult	M(R3+45)	F4		
	<i>Mult2</i>	Yes	Div		F6	Mult1	

Register result status

	<i>F0</i>	<i>F2</i>	<i>F4</i>	<i>F6</i>	<i>F8</i>	<i>F10</i>	...	<i>F30</i>
<i>FU</i>	Mult1			Add2	Add1	Mult2		

Clock: 7

Tomasulo example, cycle 8

Instruction status

Instruction	j	k	Issue	Exec. compl.	Write result
LD F6	34+	R2	1	3	4
LD F2	45+	R3	2	4	5
MULTDF0	F2	F4	3		
SUBD F8	F6	F2	4	7	8
DIVD F10	F0	F6	5		
ADDD F6	F8	F2	6		

Load buffers

Time	Busy	Address
Load1	No	
Load2	No	
Load3	No	

Functional unit status

Time	Name	Busy	Op	src 1 Vj	src 2 Vk	RS for j Qj	RS for k Qk
	Add1	No					
2	Add2	Yes	Add	F6-F2	F2	-	
	Add3	No					
7	Mult1	Yes	Mult	M(R3+45)	F4		
	Mult2	Yes	Div		F6	Mult1	

Register result status

FU	F0	F2	F4	F6	F8	F10	...	F30
	Mult1			Add2	-	Mult2		

Clock: 8

Tomasulo example, cycle 10

Instruction status

				<i>Exec. Write</i>		
Instruction	j	k		<i>Issue</i>	<i>compl.</i>	<i>result</i>
LD F6	34+	R2		1	3	4
LD F2	45+	R3		2	4	5
MULTDF0	F2	F4		3		
SUBD F8	F6	F2		4	7	8
DIVD F10	F0	F6		5		
ADDD F6	F8	F2		6	10	

Load buffers

	<i>Busy</i>	<i>Address</i>
<i>Load1</i>	No	
<i>Load2</i>	No	
<i>Load3</i>	No	

Functional unit status

Time	Name	<i>Busy</i>	<i>Op</i>	src 1 <i>Vj</i>	src 2 <i>Vk</i>	RS for j <i>Qj</i>	RS for k <i>Qk</i>
	<i>Add1</i>	No					
0	<i>Add2</i>	Yes	Add	F6-F2	F2		
	<i>Add3</i>	No					
5	<i>Mult1</i>	Yes	Mult	M(R3+45)	F4		
	<i>Mult2</i>	Yes	Div		F6	Mult1	

Register result status

	<i>F0</i>	<i>F2</i>	<i>F4</i>	<i>F6</i>	<i>F8</i>	<i>F10</i>	...	<i>F30</i>
<i>FU</i>	Mult1			Add2		Mult2		

Clock: 10

Tomasulo example, cycle 11

Instruction status

				<i>Exec. Write</i>		
Instruction	j	k		<i>Issue</i>	<i>compl.</i>	<i>result</i>
LD F6	34+	R2		1	3	4
LD F2	45+	R3		2	4	5
MULTDF0	F2	F4		3		
SUBD F8	F6	F2		4	7	8
DIVD F10	F0	F6		5		
ADDD F6	F8	F2		6	10	11

Load buffers

	<i>Busy</i>	<i>Address</i>
<i>Load1</i>	No	
<i>Load2</i>	No	
<i>Load3</i>	No	

Functional unit status

Time	Name	<i>Busy</i>	<i>Op</i>	src 1 <i>Vj</i>	src 2 <i>Vk</i>	RS for j <i>Qj</i>	RS for k <i>Qk</i>
	<i>Add1</i>	No					
	<i>Add2</i>	No					
	<i>Add3</i>	No					
4	<i>Mult1</i>	Yes	Mult	M(R3+45)	F4		
	<i>Mult2</i>	Yes	Div		F6	Mult1	

Register result status

	<i>F0</i>	<i>F2</i>	<i>F4</i>	<i>F6</i>	<i>F8</i>	<i>F10</i>	...	<i>F30</i>
<i>FU</i>	Mult1			-		Mult2		

Clock: 11

Tomasulo example, cycle 15

Instruction status

				<i>Exec. Write</i>		
Instruction	j	k		<i>Issue</i>	<i>compl.</i>	<i>result</i>
LD F6	34+	R2		1	3	4
LD F2	45+	R3		2	4	5
MULTDF0	F2	F4		3	15	
SUBD F8	F6	F2		4	7	8
DIVD F10	F0	F6		5		
ADDD F6	F8	F2		6	10	11

Load buffers

	<i>Busy</i>	<i>Address</i>
<i>Load1</i>	No	
<i>Load2</i>	No	
<i>Load3</i>	No	

Functional unit status

Time	Name	<i>Busy</i>	<i>Op</i>	src 1 <i>Vj</i>	src 2 <i>Vk</i>	RS for j <i>Qj</i>	RS for k <i>Qk</i>
	<i>Add1</i>	No					
	<i>Add2</i>	No					
	<i>Add3</i>	No					
0	<i>Mult1</i>	Yes	Mult	M(R3+45)	F4		
	<i>Mult2</i>	Yes	Div		F6	Mult1	

Register result status

	<i>F0</i>	<i>F2</i>	<i>F4</i>	<i>F6</i>	<i>F8</i>	<i>F10</i>	...	<i>F30</i>
<i>FU</i>	Mult1				Mult2			

Clock: 15

Tomasulo example, cycle 16

Instruction status

				<i>Exec. Write</i>		
				<i>Issue</i>	<i>compl.</i>	<i>result</i>
Instruction	j	k				
LD F6	34+	R2		1	3	4
LD F2	45+	R3		2	4	5
MULTDF0	F2	F4		3	15	16
SUBD F8	F6	F2		4	7	8
DIVD F10	F0	F6		5		
ADDD F6	F8	F2		6	10	11

Load buffers

	<i>Busy</i>	<i>Address</i>
<i>Load1</i>	No	
<i>Load2</i>	No	
<i>Load3</i>	No	

Functional unit status

				src 1	src 2	RS for j	RS for k
Time	Name	<i>Busy</i>	<i>Op</i>	<i>Vj</i>	<i>Vk</i>	<i>Qj</i>	<i>Qk</i>
	<i>Add1</i>	No					
	<i>Add2</i>	No					
	<i>Add3</i>	No					
	<i>Mult1</i>	No					
40	<i>Mult2</i>	Yes	Div	F0	F6	-	

Register result status

	<i>F0</i>	<i>F2</i>	<i>F4</i>	<i>F6</i>	<i>F8</i>	<i>F10</i>	...	<i>F30</i>
<i>FU</i>	-					Mult2		

Clock: 15

Tomasulo example, cycle 56

Instruction status

				<i>Exec. Write</i>		
				<i>Issue</i>	<i>compl.</i>	<i>result</i>
Instruction	j	k				
LD F6	34+	R2		1	3	4
LD F2	45+	R3		2	4	5
MULTDF0	F2	F4		3	15	16
SUBD F8	F6	F2		4	7	8
DIVD F10	F0	F6		5	56	
ADDD F6	F8	F2		6	10	11

Load buffers

	<i>Time</i>	<i>Busy</i>	<i>Address</i>
<i>Load1</i>		No	
<i>Load2</i>		No	
<i>Load3</i>		No	

Functional unit status

				src 1	src 2	RS for j	RS for k
<i>Time</i>	<i>Name</i>	<i>Busy</i>	<i>Op</i>	<i>Vj</i>	<i>Vk</i>	<i>Qj</i>	<i>Qk</i>
	<i>Add1</i>	No					
	<i>Add2</i>	No					
	<i>Add3</i>	No					
	<i>Mult1</i>	No					
0	<i>Mult2</i>	Yes	Div	F0	F6		

Register result status

	<i>F0</i>	<i>F2</i>	<i>F4</i>	<i>F6</i>	<i>F8</i>	<i>F10</i>	<i>...</i>	<i>F30</i>
<i>FU</i>						Mult2		

Clock: 56

Tomasulo example, cycle 57

Instruction status

				<i>Exec. Write</i>		
				<i>Issue</i>	<i>compl.</i>	<i>result</i>
Instruction	j	k				
LD F6	34+	R2		1	3	4
LD F2	45+	R3		2	4	5
MULTDF0	F2	F4		3	15	16
SUBD F8	F6	F2		4	7	8
DIVD F10	F0	F6		5	56	57
ADDD F6	F8	F2		6	10	11

Load buffers

	<i>Time</i>	<i>Busy</i>	<i>Address</i>
<i>Load1</i>		No	
<i>Load2</i>		No	
<i>Load3</i>		No	

Functional unit status

				src 1	src 2	RS for j	RS for k
<i>Time</i>	<i>Name</i>	<i>Busy</i>	<i>Op</i>	<i>Vj</i>	<i>Vk</i>	<i>Qj</i>	<i>Qk</i>
	<i>Add1</i>	No					
	<i>Add2</i>	No					
	<i>Add3</i>	No					
	<i>Mult1</i>	No					
	<i>Mult2</i>	No					

Register result status

	<i>F0</i>	<i>F2</i>	<i>F4</i>	<i>F6</i>	<i>F8</i>	<i>F10</i>	<i>...</i>	<i>F30</i>
<i>FU</i>						-		

Clock: 57

Example of WAR hazards in Tomasulo's Algorithm

Example:

LF	F6, 34(R2)
DIVF	F10, <u>F6</u> , F0
ADDF	<u>F6</u> , F8, F2



ADDF can safely finish before DIVF has read register F6 because:

- DIVF has **renamed** register F6 to point at LF's functional unit
- LF **broadcasts** its result on the Common Data Bus

Register renaming can thus be done:

- statically by the compiler
- dynamically by the hardware