Lab 4 fetch buffer. See A-70 Editions P1 pipeline: 5 stages = You do not to implement a pipeline WB MEM easy (fetch) Instruction (issue) Alastructions are issued to FUS before obtaining operands (from scoreboard)] < single reservation station but data is from registers. fetch buffer fetch add more FUs integero floating-points Scoveboard r-forwarding (; Through reg. files) Instruction status: in which of the & steps. FU status (Busy, op (not op code, but FU & name) of data structures destination reg. Soure reg. # 3 items Xj, Qk Fus producing Fj, Fk in scoreboard Rj, Rk = flags - Fj, Fk are ready and register result status not yet read 2 nops after each branch. If taken, Hush (Set to no after operands are Use NOPs for branches.

	P2
	(oad/store unit; 2-cycle delay issue.
v	both floating-point load reg. file. 8 Integer
	pour la distriction de la company de la comp
*	check RAW (see Lec. 13a P7 cycle 6)
	The paulo
	L.D. F2 45+ R3 how to detect this RAW?
	L.D. F2 45+ R3 how to detect this RAW?
	Instruction-issue (ir) { operation is jet op from ir; if (op is load) {
	get to destination register te from ir; get to destination register = load/store units
	get Boo destination register efrom 1, register#] = load/store units register_result_status[destination_register#] = load/store units
	register-1830