Dynamic instruction scheduling

Key idea: allow subsequent independent instructions to proceed

DIVD F0,F2,F4 ; takes long time

ADDD F10,F0,F8 ; stalls waiting for F0

SUBD F12,F8,F13; Let this instr. bypass the ADDD

Enables out-of-order execution => out-of-order completion


Instr. gets stuck here



Two historical schemes used in recent machines:

- Scoreboard dates back to CDC 6600 in 1963
- Tomasulo in IBM 360/91 in 1967

Scoreboard pipeline



- Issue: Decode and check for structural hazards
- Read operands: wait until no data hazard, then read operands
- All data hazards are handled by the scoreboard mechanism

Scoreboard complications

Out-of-order completion => WAR, WAW hazards

- WAR: instruction is stalled in the WB stage until a previous instruction has read the operand
- WAW: instruction is stalled in the Issue stage until a previous instruction has written its result

Scoreboard keeps track of dependencies and state of operations

Scoreboard functionality

Issue: Instruction is issued when:

- No structural hazard for a functional unit
- No WAW with an instruction in execution

Read: Instruction reads operands when they become available (RAW)

EX: normal execution

Write: Instruction writes when all previous instructions have read this operand

The scoreboard is updated when an instruction proceeds to a new stage

Data structures in the scoreboard

- 1. *Instruction status*—keeps track of in which stage an instruction is.
- 2. Functional unit status—Indicates the state of the functional unit (FU). 9 fields for each FU:
 - •Busy: Indicates whether the unit is busy or not
 - Op: Operation to perform in the unit (e.g. add or sub)
 - •Fi: Destination register name
 - Fj, Fk: Source register names
 - Qj, Qk: Name of functional unit producing regs Fj, Fk
 - Rj, Rk: Flags indicating when Fj and Fk are ready
- 3. Register result status—Indicates which functional unit will write to each register, if any.

Scoreboard example

Instruction	status			Read	Exec.	Write				
Instruction	j	k	Issue	ops	compl.	result				
LD F6	34+	R2								
LD F2	45+	R3								
MULTDF0	F2	F4								
SUBD F8	F6	F2								
DIVD F10	F0	F6								
ADDD F6	F8	F2								
<u>Functional</u>	unit sta	<u>atus</u>		dest	src 1	src 2	FUsrc1 F	FUsrc2	Fj?	Fk?
Time	Name	Busy	Op	Fi	Fj	Fk	Qj	Qk	Rj	Rk
	Integer	No								
	Mult1	No								
	Mult2	No								
	Add	No								
	Divide	No								
Register resi	ult status									
		F0	F2	F4	F6	F8	F10	•••	F30	٦
	FU									
Clock: 0										

Detailed Scoreboard Pipeline Control

Instruction status	Wait until	Bookkeeping for FU
Issue	Not busy(FU) & Not Result(`D´)	Busy←Yes; Fi←`D´; Fj←`Src1´; Fk←`Src2´; Qj←Result(`Src1´); Rj← not Qj Qk←Result(`Src2´); Rj← not Qj
Read operands	Rj = Yes & Rk = Yes	Rj ← No; Rk ← No;
Execution complete	Functional unit done	
Write result	For all functional units f≠FU: (Fj(f) ≠ Fi(FU) or Rj(f) = No) AND (Fk(f) ≠ Fi(FU) or Rk(f) = No)	For all functional units $f \neq FU$: if $Qj(f) = FU$ then $Rj(f) \leftarrow Yes$; if $Qk(f) = FU$ then $Rk(f) \leftarrow Yes$; $Result(Fi(FU)) \leftarrow 0$; $Busy(FU) \leftarrow No$;

Instruction	<u>status</u>			Read	Exec.	Write				
Instruction	j	k	Issue	ops	compl.	result				
LD F6	34+	R2	1							
LD F2	45+	R3								
MULTDF0	F2	F4								
SUBD F8	F6	F2								
DIVD F10	F0	F6								
ADDD F6	F8	F2								
Functional	unit sta	<u>itus</u>		dest	src 1	src 2	FUsrc1	FUsrc2	Fj?	Fk?
Time	Name	Busy	Op	Fi	Fj	Fk	Qj	Qk	Rj	Rk
	Integer	Yes	Load	F6		R2				Yes
	Mult1	No								
	Mult2	No								
	Add	No								
	Divide	No								
Register resu	ult status	<u> </u>								
		F0	F2	F4	F6	F8	F10		F30	-
	FU				Integer					
Clock: 1										

Instruction status			Read	Exec.	Write		lssue 2	nd lo	ad?
Instruction j	k	Issue	ops	compl.	result		1334C Z	.114 10	uu:
LD F6 34+	R2	1	2						
LD F2 45+	R3								
MULTDF0 F2	F4								
SUBD F8 F6	F2								
DIVD F10 F0	F6								
ADDD F6 F8	F2								
						-			
Functional unit sta	<u>ıtus</u>		dest	src 1	src 2	FUsrc1	FUsrc2	Fj?	Fk?
Time Name	Busy	Op	Fi	Fj	Fk	Qj	Qk	Rj	Rk
Integer	Yes	Load	F6		R2				No
Mult1	No								
Mult2	No								
Add	No								
Divide	No								
									<u> </u>
Register result status	<u>i</u>								
	F0	F2	F4	F6	F8	F10		F30	
FU				Integer					
Clock: 2									_

Instruction Instruction	status	k	locuo	Read			•	ssue N	/IULT	?
	J 24.		Issue	ops	compl.	resuit	1			
LD F6	34+	R2	1	2	3					
LD F2	45+	R3								
MULTDF0	F2	F4								
SUBD F8	F6	F2								
DIVD F10	F0	F6								
ADDD F6	F8	F2								
							1			
Functional	unit sta	atus		dest	src 1	src 2	FUsrc1	FUsrc2	Fj?	Fk?
Time	Name	Busy	Op	Fi	Fj	Fk	Qj	Qk	Rj	Rk
	Integer	Yes	Load	F6		R2				No
	Mult1	No								
	Mult2	No								
	Add	No								
	Divide	No								
Register res	ult status	<u> </u>								
		F0	F2	F4	F6	F8	F10		F30	
	FU				Integer					
Clock: 3					_					<u>.</u>

Instruction st	tatus			Read	Exec.	Write				
Instruction j		k	Issue	ops	compl.	result				
LD F6 3	34+	R2	1	2	3	4				
LD F2 4	1 5+	R3								
MULTDF0 F	-2	F4								
SUBD F8 F	- 6	F2								
DIVD F10 F	-0	F6								
ADDD F6 F	-8	F2								
Functional un	nit sta	<u>tus</u>		dest	src 1	src 2	FUsrc1 F	Usrc2	Fj?	Fk?
Time N	Name	Busy	Op	Fi	Fj	Fk	Qj	Qk	Rj	Rk
In	teger	No								
1	Mult1	No								
1	Mult2	No								
	Add	No								
E.	Divide	No								
Register result	<u>status</u>	,								
		F0	F2	F4	F6	F8	F10		F30	-
F	= U				-					
Clock: 4										

Instruction	status			Read	Exec.	Write			
Instruction	 j	k	Issue	ops	compl.	result			
LD F6	34+	R2	1	2	3	4			
LD F2	45+	R3	5						
MULTDF0	F2	F4							
SUBD F8	F6	F2							
DIVD F10	F0	F6							
ADDD F6	F8	F2							
Functional	unit sta	<u>atus</u>		dest	src 1	src 2	FUsrc1 FUsrc2	Fj?	Fk?
Time	Name	Busy	Op	Fi	Fj	Fk	Qj Qk	Rj	Rk
	Integer	Yes	Load	F2		R3			Yes
	Mult1	No							
	Mult2	No							
	Add	No							
	Divide	No							
									_
Register resu	ult status	<u> </u>							
		F0	F2	F4	F6	F8	F10	F30	-
	FU		Integer						
Clock: 5									

Instruction	status			Read	Exec.	Write				
Instruction	j	k	Issue	ops	compl.	result				
LD F6	34+	R2	1	2	3	4				
LD F2	45+	R3	5	6						
MULTDF0	F2	F4	6							
SUBD F8	F6	F2								
DIVD F10	F0	F6								
ADDD F6	F8	F2								
<u>Functional ι</u>	unit sta	<u>atus</u>		dest	src 1	src 2	FUsrc1	FUsrc2	Fj?	Fk?
Time	Name	Busy	Op	Fi	Fj	Fk	Qj	Qk	Rj	Rk
,	Integer	Yes	Load	F2		R3				No
	Mult1	Yes	Mult	F0	F2	F4	Integer		No	Yes
	Mult2	No								
	Add	No								
	Divide	No								
Register resul	<u>lt status</u>	_								
		F0	F2	F4	F6	F8	F10	•••	F30	1
	FU	Mult1	Integer							
Clock: 6										

Instruction	status	<u> </u>		Read	Exec.	Write
Instruction	j	k	Issue	ops	compl.	result
LD F6	34+	R2	1	2	3	4
LD F2	45+	R3	5	6	7	
MULTDF0	F2	F4	6			
SUBD F8	F6	F2	7			
DIVD F10	F0	F6				
ADDD F6	F8	F2				

Functional unit status			dest	src 1	src 2	FUsrc1	FUsrc2	Fj?	Fk?	
Time N	lame	Busy	Op	Fi	Fj	Fk	Qj	Qk	Rj	Rk
In	teger	Yes	Load	F2		R3				No
1	Mult1	Yes	Mult	F0	F2	F4	Integer		No	Yes
ı	Mult2	No								
	Add	Yes	Sub	F8	F6	F2		Integer	Yes	No
D	Divide	No								

Register result status

 F0
 F2
 F4
 F6
 F8
 F10
 ...
 F30

 FU
 Mult1 Integer
 Add

Instruction	status	<u> </u>		Read	Exec.	Write
Instruction	j	k	Issue	ops	compl.	result
LD F6	34+	R2	1	2	3	4
LD F2	45+	R3	5	6	7	
MULTDF0	F2	F4	6			
SUBD F8	F6	F2	7			
DIVD F10	F0	F6	8			
ADDD F6	F8	F2				

Functional (Functional unit status			dest	src 1	src 2	FUsrc1	FUsrc2	Fj?	Fk?
Time	Name	Busy	Op	Fi	Fj	Fk	Qj	Qk	Rj	Rk
	Integer	Yes	Load	F2		R3				No
	Mult1	Yes	Mult	F0	F2	F4	Integer		No	Yes
	Mult2	No								
	Add	Yes	Sub	F8	F6	F2		Integer	Yes	No
	Divide	Yes	Div	F10	F0	F6	Mult1		No	Yes

Register result status

FU

F0F2F4F6F8F10...F30Mult1IntegerAddDivide

Instruction	status	<u> </u>		Read	Exec.	Write
Instruction	j	k	Issue	ops	compl.	result
LD F6	34+	R2	1	2	3	4
LD F2	45+	R3	5	6	7	8
MULTDF0	F2	F4	6			
SUBD F8	F6	F2	7			
DIVD F10	F0	F6	8			
ADDD F6	F8	F2				

Functional unit status				dest	src 1	src 2	FUsrc1	FUsrc2	Fj?	Fk?
Time	Name	Busy	Op	Fi	Fj	Fk	Qj	Qk	Rj	Rk
	Integer	No								
	Mult1	Yes	Mult	F0	F2	F4	-		Yes	Yes
	Mult2	No								
	Add	Yes	Sub	F8	F6	F2		-	Yes	Yes
	Divide	Yes	Div	F10	F0	F6	Mult1		No	Yes

Register result status

FU

 F0
 F2
 F4
 F6
 F8
 F10
 ...
 F30

 Mult1
 Add Divide

Instru	ction	<u>status</u>			Read	Exec.	Write
Instruc	tion	j	k	Issue	ops	compl.	result
LD	F6	34+	R2	1	2	3	4
LD	F2	45+	R3	5	6	7	8
MULTE	CFO	F2	F4	6	9		
SUBD	F8	F6	F2	7	9		
DIVD	F10	F0	F6	8			
ADDD	F6	F8	F2				

- Read operands for MULT & SUB
- Issue ADDD?

Functional unit status			dest	src 1	src 2	FUsrc1	FUsrc2	Fj?	Fk?	
Time	Name	Busy	Op	Fi	Fj	Fk	Qj	Qk	Rj	Rk
	Integer	No								
10	Mult1	Yes	Mult	F0	F2	F4			No	No
	Mult2	No								
2	Add	Yes	Sub	F8	F6	F2			No	No
	Divide	Yes	Div	F10	F0	F6	Mult1		No	Yes

Register result status

F2 **F**6 F10 F0 F4 F8 F30 FU Mult1 Add Divide

Instru	ction	<u>status</u>			Read	Exec.	Write
Instruc	tion	j	k	Issue	ops	compl.	result
LD	F6	34+	R2	1	2	3	4
LD	F2	45+	R3	5	6	7	8
MULTE	FO	F2	F4	6	9		
SUBD	F8	F6	F2	7	9	11	
DIVD	F10	F0	F6	8			
ADDD	F6	F8	F2				

 SUBD completes execution

Functional unit status			dest	src 1	src 2	FUsrc1	FUsrc2	Fj?	Fk?	
Time	Name	Busy	Op	Fi	Fj	Fk	Qj	Qk	Rj	Rk
	Integer	No								
8	Mult1	Yes	Mult	F0	F2	F4			No	No
	Mult2	No								
0	Add	Yes	Sub	F8	F6	F2			No	No
	Divide	Yes	Div	F10	F0	F6	Mult1		No	Yes

Register result status

FU

 F0
 F2
 F4
 F6
 F8
 F10
 ...
 F30

 Mult1
 Add Divide

<u>Instru</u>	ction	<u>status</u>			Read	Exec.	Write
Instruct	tion	j	k	Issue	ops	compl.	result
LD	F6	34+	R2	1	2	3	4
LD	F2	45+	R3	5	6	7	8
MULTE	F0	F2	F4	6	9		
SUBD	F8	F6	F2	7	9	11	12
DIVD	F10	F0	F6	8			
ADDD	F6	F8	F2				

Read operands for DIVD?

Functional	dest	src 1	src 2	FUsrc1	FUsrc2	Fj?	Fk?			
Time	Name	Busy	Op	Fi	Fj	Fk	Qj	Qk	Rj	Rk
	Integer	No								
7	Mult1	Yes	Mult	F0	F2	F4			No	No
	Mult2	No								
	Add	No							-	-
	Divide	Yes	Div	F10	F0	F6	Mult1		No	Yes

Register result status

 F0
 F2
 F4
 F6
 F8
 F10
 ...
 F30

 FU
 Mult1
 Divide

Instru	uction	status			Read	Exec.	Write
Instruction j		k	Issue	ops	compl.	result	
LD	F6	34+	R2	1	2	3	4
LD	F2	45+	R3	5	6	7	8
MULT	DF0	F2	F4	6	9		
SUBD	F8	F6	F2	7	9	11	12
DIVD	F10	F0	F6	8			
ADDD	F6	F8	F2	13			

Issue ADDD

Functional unit status				dest	src 1	src 2	FUsrc1	FUsrc2	Fj?	Fk?
Time	Name	Busy	Op	Fi	Fj	Fk	Qj	Qk	Rj	Rk
	Integer	No								
6	Mult1	Yes	Mult	F0	F2	F4			No	No
	Mult2	No								
	Add	Yes	Add	F6	F8	F2			Yes	Yes
	Divide	Yes	Div	F10	F0	F6	Mult1		No	Yes

Register result status

FU

 F0
 F2
 F4
 F6
 F8
 F10
 ...
 F30

 Mult1
 Add
 Divide

Instru	ction	<u>status</u>			Read	Exec.	Write
Instruc	tion	j	k	Issue	ops	compl.	result
LD	F6	34+	R2	1	2	3	4
LD	F2	45+	R3	5	6	7	8
MULTE	FO	F2	F4	6	9		
SUBD	F8	F6	F2	7	9	11	12
DIVD	F10	F0	F6	8			
ADDD	F6	F8	F2	13	14		

Functional unit status				dest	src 1	src 2	FUsrc1	FUsrc2	Fj?	Fk?
Time	Name	Busy	Op	Fi	Fj	Fk	Qj	Qk	Rj	Rk
	Integer	No								
5	Mult1	Yes	Mult	F0	F2	F4			No	No
	Mult2	No								
2	Add	Yes	Add	F6	F8	F2			No	No
	Divide	Yes	Div	F10	F0	F6	Mult1		No	Yes

Register result status

FU

 F0
 F2
 F4
 F6
 F8
 F10
 ...
 F30

 Mult1
 Add
 Divide

Instruction	n status	į		Read	Exec.	Write
Instruction	j	k	 ssue	ops	compl.	result
LD F6	34+	R2	1	2	3	4
LD F2	45+	R3	5	6	7	8
MULTDF0	F2	F4	6	9		
SUBD F8	F6	F2	7	9	11	12
DIVD F10	F0	F6	8			
ADDD F6	F8	F2	13	14	16	

Can ADDD write result?

Functional	unit sta	<u>ıtus</u>		dest	src 1	src 2	FUsrc1	FUsrc2	Fj?	Fk?
Time	Name	Busy	Op	Fi	Fj	Fk	Qj	Qk	Rj	Rk
	Integer	No								
3	Mult1	Yes	Mult	F0	F2	F4			No	No
	Mult2	No								
0	Add	Yes	Add	F6	F8	F2			No	No
	Divide	Yes	Div	F10	F0	F6	Mult1		No	Yes

Register result status

FU

 F0
 F2
 F4
 F6
 F8
 F10
 ...
 F30

 Mult1
 Add
 Divide

Instru	Instruction status				Read	Exec.	Write
Instruct	Instruction j		k	Issue	ops	compl.	result
LD	F6	34+	R2	1	2	3	4
LD	F2	45+	R3	5	6	7	8
MULTE	F0	F2	F4	6	9		
SUBD	F8	F6	F2	7	9	11	12
DIVD	F10	F0	F6	8			
ADDD	F6	F8	F2	13	14	16	

- ADDD stalls, waiting for DIVD to read F6
- Resolves a WAR hazard!

Functional	Functional unit status			dest	src 1	src 2	FUsrc1	FUsrc2	Fj?	Fk?
Time	Name	Busy	Op	Fi	Fj	Fk	Qj	Qk	Rj	Rk
	Integer	No								
2	Mult1	Yes	Mult	F0	F2	F4			No	No
	Mult2	No								
	Add	Yes	Add	F6	F8	F2			No	No
	Divide	Yes	Div	F10	F0	F6	Mult1		No	Yes

Register result status

FU

 F0
 F2
 F4
 F6
 F8
 F10
 ...
 F30

 Mult1
 Add
 Divide

Instru	ction	<u>status</u>			Read	Exec.	Write
Instruc	tion	j	k	Issue	ops	compl.	result
LD	F6	34+	R2	1	2	3	4
LD	F2	45+	R3	5	6	7	8
MULTE	FO	F2	F4	6	9	19	
SUBD	F8	F6	F2	7	9	11	12
DIVD	F10	F0	F6	8			
ADDD	F6	F8	F2	13	14	16	

<u>Functional</u>	<u>unit sta</u>	<u>tus</u>		dest	src 1	src 2	FUsrc1	FUsrc2	Fj?	Fk?
Time	Name	Busy	Op	Fi	Fj	Fk	Qj	Qk	Rj	Rk
	Integer	No								
0	Mult1	Yes	Mult	F0	F2	F4			No	No
	Mult2	No								
	Add	Yes	Add	F6	F8	F2			No	No
	Divide	Yes	Div	F10	F0	F6	Mult1		No	Yes

Register result status

FU

 F0
 F2
 F4
 F6
 F8
 F10
 ...
 F30

 Mult1
 Add
 Divide

Instruction	status			Read	Exec.	Write				
Instruction		k	Issue	ops	compl.	result				
LD F6	34+	R2	1	2	3	4				
LD F2	45+	R3	5	6	7	8				
MULTDF0	F2	F4	6	9	19	20				
SUBD F8	F6	F2	7	9	11	12				
DIVD F10	F0	F6	8							
ADDD F6	F8	F2	13	14	16					
							•			
Functional	unit sta	atus		dest	src 1	src 2	FUsrc1 F	-Usrc2	Fj?	Fk?
Time		Busy	Op	Fi	Fj	Fk	Qj	Qk	Ŕj	Rk
		Busy	Ор	Fi	Fj	Fk	Qj	Qk	Rj	Rk
	Name	Busy	Ор	Fi	Fj	Fk	Qj	Qk	Rj	Rk
	Name <i>Integer</i>	Busy No No	Ор	Fi	Fj	Fk	Qj	Qk	Rj	Rk
	Name Integer Mult1	Busy No No	<i>Op</i> Add	Fi F6	Fj F8	Fk	Qj	Qk	<i>Rj</i> No	<i>Rk</i> No
	Name Integer Mult1 Mult2	No No No Yes	•				Qj -	Qk		
	Name Integer Mult1 Mult2 Add	No No No Yes	Add	F6	F8	F2	Qj -	Qk	No	No
	Name Integer Mult1 Mult2 Add Divide	No No No Yes Yes	Add	F6	F8	F2	Qj -	Qk	No	No
Time	Name Integer Mult1 Mult2 Add Divide	No No No Yes Yes	Add	F6	F8	F2	Qj - F10	Qk 	No	No
Time	Name Integer Mult1 Mult2 Add Divide	No No No Yes Yes	Add Div	F6 F10	F8 F0	F2 F6	-		No Yes	No

Instru	ction	<u>status</u>			Read	Exec.	Write				
Instructi	ion	j	k	Issue	ops	compl.	result	_			
LD	F6	34+	R2	1	2	3	4				
LD	F2	45+	R3	5	6	7	8				
MULTD	F0	F2	F4	6	9	19	20				
SUBD	F8	F6	F2	7	9	11	12				
DIVD	F10	F0	F6	8	21						
ADDD	F6	F8	F2	13	14	16					
								_			
<u>Functi</u>	onal	unit sta	<u>tus</u>		dest	src 1	src 2	FUsrc1	FUsrc2	Fj?	Fk?
	Time	Name	Busy	Op	Fi	Fj	Fk	Qj	Qk	Rj	Rk
		Integer	No								
		Mult1	No								
		Mult2	No								
		Add	Yes	Add	F6	F8	F2			No	No
		Divide	Yes	Div	F10	F0	F6			No	No
Registe	er resu	<u>lt status</u>	F0	F2	F4	F6	F8	F10		F30	

Add

Divide

Clock: 21

FU

<u>Instru</u>	Instruction status				Read	Exec.	Write
Instruct	Instruction j		k	Issue	ops	compl.	result
LD	F6	34+	R2	1	2	3	4
LD	F2	45+	R3	5	6	7	8
MULTE	F0	F2	F4	6	9	19	20
SUBD	F8	F6	F2	7	9	11	12
DIVD	F10	F0	F6	8	21		
ADDD	F6	F8	F2	13	14	16	22

 Now ADDD can safely write its result in F6

Functional unit	Functional unit status					src 2	FUsrc1	FUsrc2	Fj?	Fk?
Time Na	ame	Busy	Op	Fi	Fj	Fk	Qj	Qk	Rj	Rk
Inte	eger	No								
М	ult1	No								
М	ult2	No								
	Add	No								
40 <i>Di</i>	vide	Yes	Div	F10	F0	F6			No	No

Register result status

 FU
 F2
 F4
 F6
 F8
 F10
 ...
 F30

 FU
 Divide

Instruction st	tatus			Read	Exec.	Write			
Instruction j		k	Issue	ops	compl.	result			
LD F6 3	34+	R2	1	2	3	4			
LD F2 4	1 5+	R3	5	6	7	8			
MULTDF0 F	-2	F4	6	9	19	20			
SUBD F8 F	- 6	F2	7	9	11	12			
DIVD F10 F	=0	F6	8	21	61				
ADDD F6 F	-8	F2	13	14	16	22			
Functional ur	<u>nit sta</u>	<u>tus</u>		dest	src 1	src 2	FUsrc1 FUsrc2	Fj?	Fk?
Time N	Name	Busy	Op	Fi	Fj	Fk	Qj Qk	Rj	Rk
In	teger	No							
	Mult1	No							
	Mult2	No							
	Add	No							
0 [Divide	Yes	Div	F10	F0	F6		No	No
Register result	<u>status</u>	ı							
	F	F0	F2	F4	F6	F8	F10	F30	<u>.</u>
ŀ	FU						Divide		
Clock: 61									

Instruction s	status			Read	Exec.	Write				
Instruction	j	k	Issue	ops	compl.	result	_			
LD F6	34+	R2	1	2	3	4				
LD F2	45+	R3	5	6	7	8				
MULTDF0	F2	F4	6	9	19	20				
SUBD F8	F6	F2	7	9	11	12				
DIVD F10	F0	F6	8	21	61	62				
ADDD F6	F8	F2	13	14	16	22				
							_			
Functional u	ınit sta	<u>atus</u>		dest	src 1	src 2	FUsrc1	FUsrc2	Fj?	Fk?
Time	Name	Busy	Op	Fi	Fj	Fk	Qj	Qk	Rj	Rk
ı	Integer	No								
	Mult1	No								
	Mult2	No								
	Add	No								
	Divide	No								
Register resul	t status	<u>s</u>								
		F0	F2	F4	F6	F8	F10		F30	
	FU						_			
Clock: 62										J

Limitations with scoreboards

The scoreboard technique is limited by:

- Number of scoreboard entries (window size)
- Number and types of functional units
- Number of ports to the register bank
- Hazards caused by name dependencies

Tomasulo's algorithm addresses the last two limitations

Tomasulo's Algorithm


In IBM 360/91, 4 years after the CDC 6600

Goal: High performance without compiler support Differences between Tomasulo & Scoreboard:

- Control & Buffers distributed with FUs (called reservation stations) vs. centralised in Scoreboard
- Register names in instructions replaced by pointers to reservation station buffer (*HW register renaming*)
- Common Data Bus broadcasts results to all FUs
- Loads and Stores treated as FUs as well

This technique has been adopted in many recent machines (e.g. PowerPC)


Hardware Organization




Three stages of Tomasulo's Alg.

- 1. Issue—get instruction from FP Op Queue
 - Issue if no structural hazard for a reservation station.
- 2. **Execution**—operate on operands (EX)
 - Execute when both operands are available;
 if not ready, watch Common Data Bus (CDB) for result
- 3. Write result—finish execution (WB)
 - Write on CDB to all awaiting functional units;
 mark reservation station available
 - Normal bus: data + destination
 - Common Data Bus: data + source (snooping)


Tomasulo example, cycle 0



Tomasulo example, cycle 1



Tomasulo example, cycle 2



Instructi	on statı	us		Exec.	Write					
Instruction	j	 k	Issue	compl.	result			Load I	ouffer	<u>s</u>
LD F6	34+	R2	1	3			Time		Busy	Address
LD F2	45+	R3	2				0	Load1	Yes	R2+32
MULTDF0	F2	F4	3				1	Load2	Yes	R3+45
SUBD F8	F6	F2						Load3	No	
DIVD F1) F0	F6								
ADDD F6	F8	F2								
<u>Function</u>	al unit	<u>status</u>		src 1	src 2	RS for j l	RS for k	(
Tin	ne Nan	ne <i>Busy</i>	Op	Vj	Vk	Qj	Qk	_		
	Ad	d1 No								
	Ad	d2 No								
	Ad	d3 No								
	Mu	It1 Yes	Mult		F4	Load2				
	Mu	It2 No								
Register r	esult sta	<u>tus</u>								
		F0	F2	F4	F6	F8	F10		F30	7
	FU	Mult1	Load2		Load1					
Clock: 3										

Instruction	status			Exec.	Write					
Instruction		k	Issue	compl.	result			Load I	buffer	<u>s</u>
LD F6	34+	R2	1	3	4]	Time		Busy	Address
LD F2	45+	R3	2	4				Load1	No	
MULTDF0	F2	F4	3				0	Load2	Yes	R3+45
SUBD F8	F6	F2	4					Load3	No	
DIVD F10	F0	F6								
ADDD F6	F8	F2								
<u>Functional</u>	unit sta	<u>atus</u>		src 1	src 2	RS for j	RS for k			
Time	Name	Busy	Op	Vj	Vk	Qj	Qk	_		
	Add1	Yes	Sub	M(R2+34)			Load2			
	Add2	No								
	Add3	No								
	Mult1	Yes	Mult		F4	Load2				
	Mult2	No								
Register res	ult status	<u> </u>								
		F0	F2	F4	F6	F8	F10		F30	_
	FU	Mult1	Load2		-	Add1				
Clock: 4										

Instruction	<u>status</u>			Exec.	Write					
Instruction	j	k	Issue	compl.	result			Load b	ouffers	<u>s</u>
LD F6	34+	R2	1	3	4		Time		Busy	Address
LD F2	45+	R3	2	4	5			Load1	No	
MULTDF0	F2	F4	3					Load2	No	
SUBD F8	F6	F2	4					Load3	No	
DIVD F10	F0	F6	5							_
ADDD F6	F8	F2								
Functional u	unit sta	<u>itus</u>		src 1	src 2	RS for j	RS for k			
			0-	1/:	1//-	^ :	Ok			
Time	Name	Busy	Op	Vj	Vk	Qj	Qk	_		
l ime 2	Name Add1	Yes	Sub	M(R2+34)			- -			
_							- -			
_	Add1	Yes					<u> </u>			
_	Add1 Add2	Yes No			M(R3+45)		<u>-</u>			
2	Add1 Add2 Add3	Yes No No	Sub	M(R2+34)I	M(R3+45)		- -			
2	Add1 Add2 Add3 Mult1	Yes No No Yes	Sub Mult	M(R2+34)I	M(R3+45) F4	-	- -			
2	Add1 Add2 Add3 Mult1 Mult2	Yes No No Yes Yes	Sub Mult	M(R2+34)I	M(R3+45) F4	-	- -			
10	Add1 Add2 Add3 Mult1 Mult2	Yes No No Yes Yes	Sub Mult	M(R2+34)I	M(R3+45) F4	-	F10		F30	
10	Add1 Add2 Add3 Mult1 Mult2	Yes No No Yes Yes	Sub Mult Div	M(R2+34)I	F4 F6	- Mult1	-		F30	

<u>Instruction</u> :	<u>status</u>			Exec.	Write					
Instruction	j	k	Issue	compl.	result			Load b	ouffer	<u>s</u>
LD F6	34+	R2	1	3	4		Time		Busy	Address
LD F2	45+	R3	2	4	5			Load1	No	
MULTDF0	F2	F4	3					Load2	No	
SUBD F8	F6	F2	4					Load3	No	
DIVD F10	F0	F6	5					L		
ADDD F6	F8	F2	6							
			I			1				
Functional u	unit sta	<u>atus</u>		src 1	src 2	RS for j	RS for k			
T	N.I.	Duay	On	Vj	Vk	Qį	Qk			
Time	Name	Busy	Op	vj	٧٨	Q)	WΛ			
1 ime	Name <i>Add1</i>	Yes	Sub	M(R2+34)			- QA			
			•				<u>Q</u> n			
	Add1	Yes	Sub		M(R3+45))	- QA			
	Add1 Add2	Yes Yes	Sub		M(R3+45) F2)	ųπ			
1	Add1 Add2 Add3	Yes Yes No	Sub Add	M(R2+34)I	M(R3+45) F2)	- WA			
1	Add1 Add2 Add3 Mult1	Yes Yes No Yes	Sub Add Mult	M(R2+34)I	M(R3+45) F2 F4	Add1	ųх			
1	Add1 Add2 Add3 Mult1 Mult2	Yes Yes No Yes Yes	Sub Add Mult	M(R2+34)I	M(R3+45) F2 F4	Add1	ųх			
9	Add1 Add2 Add3 Mult1 Mult2	Yes Yes No Yes Yes	Sub Add Mult	M(R2+34)I	M(R3+45) F2 F4	Add1	F10		F30	
9	Add1 Add2 Add3 Mult1 Mult2	Yes Yes No Yes Yes Yes	Sub Add Mult Div	M(R2+34)I M(R3+45)	F2 F4 F6	Add1 Mult1			F30	

Instruction	status			Exec.	Write					
Instruction	j	k	Issue	compl.	result			Load b	ouffer	<u>s</u>
LD F6	34+	R2	1	3	4		Time	_	Busy	Address
LD F2	45+	R3	2	4	5			Load1	No	
MULTDF0	F2	F4	3					Load2	No	
SUBD F8	F6	F2	4	7				Load3	No	
DIVD F10	F0	F6	5							
ADDD F6	F8	F2	6							
<u>Functional</u>	unit sta	<u>itus</u>		src 1	src 2	RS for j	RS for k			
Time	Name	Busy	Op	Vj	Vk	Qj	Qk			
0	Add1	Yes	Sub	M(R2+34)	И(R3+45))				
0	Add1 Add2	Yes Yes		M(R2+34)I	M(R3+45) F2	Add1				
0			Sub	M(R2+34)I	` '					
0	Add2	Yes	Sub	M(R2+34)I	F2					
	Add2 Add3	Yes No	Sub Add		F2					
	Add2 Add3 Mult1	Yes No Yes	Sub Add Mult		F2 F4	Add1				
	Add2 Add3 Mult1 Mult2	Yes No Yes Yes	Sub Add Mult		F2 F4	Add1				
8	Add2 Add3 Mult1 Mult2	Yes No Yes Yes	Sub Add Mult		F2 F4	Add1	F10		F30	
8	Add2 Add3 Mult1 Mult2	Yes No Yes Yes	Sub Add Mult Div	M(R3+45)	F2 F4 F6	Add1 Mult1	F10 Mult2	***	F30	

Instru	ction	<u>status</u>			Exec.	Write					
Instruct	ion	j	k	Issue	compl.	result			Load b	ouffer	<u>s</u>
LD	F6	34+	R2	1	3	4		Time	_	Busy	Address
LD	F2	45+	R3	2	4	5			Load1	No	
MULTD	F0	F2	F4	3					Load2	No	
SUBD	F8	F6	F2	4	7	8			Load3	No	
DIVD	F10	F0	F6	5							
ADDD	F6	F8	F2	6							
<u>Functi</u>	<u>ional ι</u>	<u>ınit sta</u>	<u>ıtus</u>		src 1	src 2	RS for j	RS for k			
	Time	Name	Busy	Op	Vj	Vk	Qj	Qk			
	111110	Ivallic	Dusy	Oρ	vj	V /\	Чj	QΛ	_		
	Tillic	Add1	No	Ορ	• • •	VA	<u> </u>	QΛ			
	2			Add	F6-F2	F2		- QA			
		Add1	No	•			<u>-</u>	QΛ			
		Add1 Add2	No Yes	•			-	ųх			
	2	Add1 Add2 Add3	No Yes No	Add	F6-F2	F2	- Mult1	ųх			
	2	Add1 Add2 Add3 Mult1	No Yes No Yes	Add Mult	F6-F2	F2 F4	-	ųх			
<u>Registe</u>	2	Add1 Add2 Add3 Mult1	No Yes No Yes Yes	Add Mult	F6-F2	F2 F4	-	ųп			
<u>Registe</u>	2	Add1 Add2 Add3 Mult1 Mult2	No Yes No Yes Yes	Add Mult	F6-F2	F2 F4	-	F10		F30	
<u>Registe</u>	2	Add1 Add2 Add3 Mult1 Mult2	No Yes No Yes Yes	Add Mult Div	F6-F2 M(R3+45)	F2 F4 F6	- Mult1			F30	

Instructi	on s	status			Exec.	Write					
Instruction		j	k	Issue	compl.	result			Load b	ouffer	<u>s</u>
LD F6		34+	R2	1	3	4		Time		Busy	Address
LD F2		45+	R3	2	4	5			Load1	No	
MULTDF0		F2	F4	3					Load2	No	
SUBD F8		F6	F2	4	7	8			Load3	No	
DIVD F1	0	F0	F6	5							
ADDD F6		F8	F2	6	10						
Function	ıal ι	<u>ınit sta</u>	<u>tus</u>		src 1	src 2	RS for j	RS for k			
Ti	ime	Name	Busy	Op	Vj	Vk	Qj	Qk	_		
		Add1	No								
	0	Add2	Yes	Add	F6-F2	F2					
		Add3	No								
	5	Mult1	Yes	Mult	M(R3+45)	F4					
		Mult2	Yes	Div		F6	Mult1				
<u>Register r</u>	esul	<u>lt status</u>	_								
			F0	F2	F4	F6	F8	F10		F30	_
		FU	Mult1			Add2		Mult2			
Clock: 10											

Instruction	status			Exec.	Write					
Instruction		k	Issue	compl.	result			Load I	ouffer	<u>s</u>
LD F6	34+	R2	1	3	4		Time		Busy	Address
LD F2	45+	R3	2	4	5			Load1	No	
MULTDF0	F2	F4	3					Load2	No	
SUBD F8	F6	F2	4	7	8			Load3	No	
DIVD F10	F0	F6	5							
ADDD F6	F8	F2	6	10	11					
<u>Functional</u>	unit sta	<u>atus</u>		src 1	src 2	RS for j	RS for k	(
Time	e Name	Busy	Op	Vj	Vk	Qj	Qk	_		
	Add1	No								
	Add2	No								
	Add3	No								
4	Mult1	Yes	Mult	M(R3+45)	F4					
	Mult2	Yes	Div		F6	Mult1				
Register res	ult status	<u>s</u>								
		F0	F2	F4	F6	F8	F10		F30	7
	FU	Mult1			-		Mult2			
Clock: 11										

<u>Instruction</u>	<u>status</u>			Exec.	Write					
Instruction	j	k	Issue	compl.	result			Load b	ouffer	<u>s</u>
LD F6	34+	R2	1	3	4	-	Time		Busy	Address
LD F2	45+	R3	2	4	5			Load1	No	
MULTDF0	F2	F4	3	15				Load2	No	
SUBD F8	F6	F2	4	7	8			Load3	No	
DIVD F10	F0	F6	5							
ADDD F6	F8	F2	6	10	11					
						1				
Functional (unit sta	<u>ıtus</u>		src 1	src 2	RS for j F	RS for k			
Time	Name	Busy	Op	Vj	Vk	Qj	Qk			
	Add1	No	-							
	Add2	No								
	Add3	No								
0	Mult1	Yes	Mult	M(R3+45)	F4					
	Mult2	Yes	Div		F6	Mult1				
								_		
Register resu	<u>lt status</u>	<u> </u>								
		F0	F2	F4	F6	F8	F10		F30	
	FU	Mult1					Mult2			
Clock: 15										_

Instruct	ion s	status			Exec.	Write					
Instruction		j	k	Issue	compl.	result			Load b	ouffer	<u>s</u>
LD F	6	34+	R2	1	3	4	Т	ime		Busy	Address
LD F2	2	45+	R3	2	4	5			Load1	No	
MULTDF	0	F2	F4	3	15	16			Load2	No	
SUBD F	8	F6	F2	4	7	8			Load3	No	
DIVD F	10	F0	F6	5							
ADDD F	6	F8	F2	6	10	11					
<u>Functio</u>	<u>nal น</u>	<u>ınit sta</u>	<u>ıtus</u>		src 1	src 2	RS for j R	S for k			
T	Γime	Name	Busy	Op	Vj	Vk	Qj	Qk	_		
		Add1	No								
		Add2	No								
		Add3	No								
		Mult1	No								
	40	Mult2	Yes	Div	F0	F6	-				
Register	resul	<u>t status</u>	<u>.</u>								
			F0	F2	F4	F6	F8	F10	•••	F30	-
		FU	-					Mult2			
Clock: 1	5										

_										
<u>Instruction</u>	<u>status</u>			Exec.	Write					
Instruction	j	k	Issue	compl.	result			Load I	ouffer	<u>s</u>
LD F6	34+	R2	1	3	4		Time		Busy	Address
LD F2	45+	R3	2	4	5			Load1	No	
MULTDF0	F2	F4	3	15	16			Load2	No	
SUBD F8	F6	F2	4	7	8			Load3	No	
DIVD F10	F0	F6	5	56				•		
ADDD F6	F8	F2	6	10	11					
						_				
Functional	unit sta	<u>itus</u>		src 1	src 2	RS for j F	RS for k	(
Time	Name	Busy	Op	Vj	Vk	Qj	Qk			
	Add1	No								
	Add2	No								
	Add3	No								
	Mult1	No								
0	Mult2	Yes	Div	F0	F6					
								_		
Register resu	It status	<u>š</u>								
		F0	F2	F4	F6	F8	F10		F30	
	FU						Mult2			
Clock: 56										_

Instruction	<u>status</u>			Exec.	Write					
Instruction	j	k	Issue	compl.	result			Load I	ouffer	<u>s</u>
LD F6	34+	R2	1	3	4	ד [ime		Busy	Address
LD F2	45+	R3	2	4	5			Load1	No	
MULTDF0	F2	F4	3	15	16			Load2	No	
SUBD F8	F6	F2	4	7	8			Load3	No	
DIVD F10	F0	F6	5	56	57					
ADDD F6	F8	F2	6	10	11					
Functional	<u>unit sta</u>	<u>atus</u>		src 1	src 2	RS for j R	S for k	(
Time	Name	Busy	Op	Vj	Vk	Qj	Qk	_		
	Add1	No								
	Add2	No								
	Add3	No								
	Mult1	No								
	Mult2	No								
Register resu	It status	<u> </u>								
		F0	F2	F4	F6	F8	F10		F30	-
	FU						-			
Clock: 57										

Example of WAR hazards in Tomasulo's Algorithm

Example: LF F6, 34(R2)

DIVF F10, F6, F0

ADDF F6, F8, F2

ADDF can safely finish before DIVF has read register F6 because:

- DIVF has renamed register F6 to point at LFs functional unit
- •LF broadcasts its result on the Common Data Bus

Register renaming can thus be done:

- statically by the compiler
- dynamically by the hardware