



fetch buffer.

# Lab 4

See A-70 Edition 3 P1  
You do not have to implement a pipeline.

pipeline = 5 stages




2 steps {  
Step 1 =  
Step 2 =

IF → ID → one FU  
fetch issue


add more FUs

2 parts {



floating-point {  
FADD  
FSUB  
FMUL

integer



Instruction status = in which of the 4 steps.

FU status = { Busy, op (not op code, but FU's name)  
Fi destination reg.  
Fj, Fk Source reg. #

register result status = { Qj, Qk FUs producing Fj, Fk  
Rj, Rk = flags - Fj, Fk are ready and not yet read

Use NOPs for branches.

2 nops after each branch. If taken, flush (set to no after operands are read) the fetch buffer.

Load/store unit: 2-cycle delay ~~issue~~.  
 both floating-point load & integer ~~load~~ <sup>issue</sup> → write to reg. file.

★ check RAW (see Lec. 13a P7 cycle 6)

LD. (F2) 45+ R3  
 MULT F0 (F2) F4

how to detect this RAW?

```

Instruction_issue(ir) {
  op get op from ir;
  if (op is load) {
    get F2 destination_register# from ir;
    register_result_status[destination_register#] = load/store unit;
  }
  ...
}
  
```