



#### Model Unconventional Register Structures

Using UVM Register Access Layer Hooks and Callbacks

Elihai Maicas Intel

June 7, 2017 SNUG Israel







### Agenda

Background

Introduction

The problem

**Unconventional Register Structures** 

Register Update Flow

Summary


# Background





Intel® RealSense™ camera fits remarkable technology into a small package.
 There are three cameras that act like one - a 1080p HD camera, an infrared camera, and an infrared laser projector - they "see" like the human eye to sense depth and track human motion






# Background






General work flow (verification is done at the sub-system level):







DUT-Env testbench



# The problem





Not all registers types exist in the pre-defined field access policies

Access Policy	Description	Effect of a Write on Current Field Value	Effect of a Read on Current Field Value	Read- back Value
RO	Read Only	No effect.	No effect.	Current value
RW	Read, Write	Changed to written value.	No effect.	Current value
RC	Read Clears All	No effect.	Sets all bits to 0's.	Current value
RS	Read Sets All	No effect.	Sets all bits to 1's.	Current value
WRC	Write, Read Clears All	Changed to written value.	Sets all bits to 0's.	Current value
WRS	Write, Read Sets All	Changed to written value.	Sets all bits to 1's.	Current value
WC	Write Clears All	Sets all bits to 0's.	No effect.	Current value
ws	Write Sets All	Sets all bits to 1's.	No effect.	Current
WSRC	Write Sets All, Read Clears All	Sets all bits to 1's.	<del>                                     </del>	
20	Write Clears All,	Sets all bits to c'		

Mainly such the rely upon other fields values prior to final update





## (Very) quick RAL overview




#### **RAL** overview





Register write/read flow




#### RAL overview





Register write/read flow



# (Intel REAL SENSE TECHNOLOGY



#### **RAL** overview

Register callback (uvm\_reg\_field.svh)

```
function void uvm reg field::do predict(uvm reg item
                                                            rw,
                                                            kind = UVM PREDICT DIRECT,
                                         uvm predict e
                                         uvm reg byte en t be = -1);
 case (kind)
   UVM PREDICT WRITE:
     begin
       uvm reg field cb iter cbs = new(this);
       if (rw.path == UVM FRONTDOOR || rw.path == UVM PREDICT)
          field val = XpredictX(m mirrored, field val, rw.map);
       m written = 1;
       for (uvm reg cbs cb = cbs.first(); cb != null; cb = cbs.next())
          cb.post predict(this, m mirrored, field val,
                          UVM PREDICT WRITE, rw.path, rw.map);
   // update the mirror with predicted value
    m mirrored = field val;
   m desired = field val;
    this.value = field val;
endfunction: do predict
SNUG 2017
```

#### RAL overview





Register callback (uvm\_reg\_cbs.svh)

```
virtual class uvm_reg_cbs extends uvm_callback;
  function new(string name = "uvm reg cbs");
     super.new(name);
  endfunction
  virtual task pre write(uvm reg item rw); endtask
                                                          Called upon active
  virtual task post write(uvm reg item rw); endtask
                                                          agent operation
  virtual task pre read(uvm reg item rw); endtask
  virtual task post read(uvm reg item rw); endtask
  virtual function void post predict(input uvm reg field fld,
                                     input uvm reg data t previous,
                                     inout uvm req data t value,
                                                                          Called always
                                     input uvm predict e
                                                          kind,
                                     input uvm path e
                                                          path,
                                     input uvm reg map
                                                          map);
  endfunction
```






Command (non-sticky) Register







- Command (non-sticky) Register
  - HW Schematic Behavior




 RAL register is defined as RW register, so after the first register write the model is out of sync





- Command (non-sticky) Register
  - Defining post\_predict callback

```
// post predict
virtual function void post predict( input uvm reg field
                                    input uvm reg data t previous,
                                    inout uvm reg data t value,
                                    input uvm predict e kind,
                                    input uvm path e
                                                         path,
                                    input uvm reg map
                                                         map);
  if (kind==UVM PREDICT WRITE && value==1'b1) begin
    `uvm info(get type name(),"Detected level register field cmd write ", UVM MEDIUM)
    m cmd field prc trigger.trigger($time/lns);
    // reset the predict value, so ral will be updated
    if (m reset predict val) begin
      value = 0;
    end
  end
```




endfunction





- Command (non-sticky) Register
  - Create and register the callback class








Write Locked Register







- Write Locked Register
  - HW Schematic Behavior




 RAL register is defined as RW register, so any successful write access modified its value





Write Locked Register

```
Defining post_predict callback
// post predict
virtual function void post predict( input uvm reg field fld,
                                    input uvm reg data t previous,
                                    inout uvm reg data t value,
                                    input uvm predict e kind,
                                    input uvm path e
                                                        path,
                                    input uvm reg map
                                                        map);
 // local fields
  if (kind==UVM PREDICT WRITE) begin
   // predict was implicitly executed after a front-door write
    if ( (lock field val==1) ) begin
     // revert to previous value it protected
     value = previous;
    end
  end
endfunction
```



\_\_\_18





Write Locked Register

```
Defining post_predict callback
// post predict
                                                                                           Callback
virtual function void post predict( input uvm reg field fld,
                                    input uvm reg data t previous,
                                    inout uvm req data t value,
                                    input uvm predict e kind,
                                    input uvm path e
                                                        path,
                                    input uvm reg map
                                                        map);
 // local fields
  if (kind==UVM PREDICT WRITE) begin
   // predict was implicitly executed after a front-door write
    if ( (lock field val==1) && (dbg strap val==0) && (m active master ind.m master!=AHB SEC) ) begin
     // revert to previous value if protected
     value = previous;
    end
  end
```

m\_mirrored m\_desired value predict()

Callback

Dut

Dut

reg.read()

reg.read()

reg.read()

reg.read()

reg.read()


reg.read()

endfunction






**Shadow Update Register** 








- Shadow Update Register
  - HW Timing Diagram







- Shadow Update Register
  - HW Schematic Behavior




 RAL register is defined as RW register, so any successful write access modified its value





- Shadow Update Register
  - Defining post\_predict callback







- Shadow Update Register
  - Defining update\_shadow\_data method

```
update_shadow_data
virtual function void update_shadow_data ();
  if (m shadow ready) begin
   m_fld.predict(.value(m_shadow_value), .kind(UVM_PREDICT_DIRECT));
  end
endfunction : update shadow data
```





- Shadow Update Register trigger
  - Calling update\_shadow\_data method upon HW trigger

```
forever begin
    m_shadow_update_trigger[cur_evt_name_au].wait_trigger();
    `uvm_info("ma_shadow_update_helper",$psprintf("SHADOW UPDATE TRIGGER - got trigger (%s)",cur_evt_name_au), UVM_LOW)


// go over all the fields in the shadow trigger group and update their shadow data

for (bit b=m_reg_cbs_from_event.first(reg_cbs_evt_name); b==1; b=m_reg_cbs_from_event.next(reg_cbs_evt_name)) begin
    foreach (m_reg_cbs_from_event[reg_cbs_evt_name][ii]) begin
    tmp_q = m_shadow_update_trigger_fields[cur_evt_name_au].find_first_index(field_name)
        with (field_name == m_reg_cbs_from_event[reg_cbs_evt_name][ii].get_name());
    if (tmp_q.size() != 0) begin
        [m_reg_cbs_from_event[reg_cbs_evt_name][ii].update_shadow_data();]
    end
    end // foreach
    end // forever
```





- Shadow Update Register immediate
  - HW Timing Diagram








- Shadow Update Register immediate
  - Calling update\_shadow\_data method upon update immediate command

27






Indirect Access Register







- Indirect Register Access
  - HW Schematic Behavior



 Internal regs does not have direct access, but may have a RAL block class to be used by the env

29





Indirect Register Access

end

Defining post\_predict callback

```
Data reg
// post predict
                                                                                                 Cmd reg
virtual function void post predict( input uvm reg field fld,
                                    input uvm reg data t previous,
                                                                                               sel Status reg
                                    inout uvm reg data t value,
                                    input uvm predict e kind,
                                    input uvm path e
                                                         path,
                                    input uvm reg map
                                                         map);
  if (kind==UVM PREDICT READ && value==1'b0 && previous==1'b1) begin
    `uvm info(get type name(),"Detected indirect access command completion ", UVM MEDIUM)
   // fetch target register by address
    m indirect target reg = map.get reg by offset(m ss phy indirect acc addr.get mirrored value());
   // update target register
    m_indirect_target_reg.predict(.value(m_ss_phy_indirect_acc_data.get_mirrored_value()), .kind(UVM_PREDICT_DIRECT));
```

**SNUG 2017** 

indirect access gen



indirect



Indirect Register Access

access gen Defining post\_predict callback Addr reg Internal reg1 Data reg // post predict Internal reg2 Cmd reg virtual function void post predict( input uvm reg field fld, Internal reg3 input uvm reg data t previous, sel Status reg inout uvm reg data t value, input uvm predict e kind, input uvm path e path, input uvm reg map map); Internal regN if (kind==UVM PREDICT READ && value==1'b0 && previous==1'b1) begin `uvm info(get type name(), "Detected indirect access command completion ", UVM MEDIUM) // fetch target register by address m indirect target reg = map.get reg by offset(m ss phy indirect acc addr.get mirrored value()); // update target register m\_indirect\_target\_reg.predict(.value(m\_ss\_phy\_indirect\_acc\_data.get\_mirrored\_value()), .kind(UVM\_PREDICT\_DIRECT)); end





Indirect Register Access

indirect access gen Defining post\_predict callback Addr reg Internal reg1 Data reg // post predict Internal reg2 Cmd reg virtual function void post predict( input uvm reg field fld, Internal reg3 input uvm reg data t previous, sel Status reg inout uvm reg data t value, input uvm predict e kind, input uvm path e path, input uvm reg map map); Internal regN if (kind==UVM PREDICT READ && value==1'b0 && previous==1'b1) begin `uvm info(get type name(), "Detected indirect access command completion ", UVM MEDIUM) // fetch target register by address m indirect target reg = map.get reg by offset(m ss phy indirect acc addr.get mirrored value()); // update target register m\_indirect\_target\_reg.predict(.value(m\_ss\_phy\_indirect\_acc\_data.get\_mirrored\_value()), .kind(UVM\_PREDICT\_DIRECT)); end





Indirect Register Access

```
indirect
                                                                                                              access gen
        Defining post_predict callback
                                                                                                     Addr reg
                                                                                                                          Internal reg1
// post predict
                                                                                                                          Internal reg2
                                                                                                     Cmd reg
virtual function void post predict( input uvm reg field fld,
                                                                                                                          Internal reg3
                                      input uvm reg data t previous,
                                                                                                  sel Status reg
                                      inout uvm req data t value,
                                      input uvm predict e kind,
                                      input uvm path e
                                                            path,
                                      input uvm reg map
                                                            map);
                                                                                                                          Internal regN
  if (kind==UVM PREDICT READ && value==1'b0 && previous==1'b1) begin
    `uvm info(get type name(), "Detected indirect access command completion
                                                                              ", UVM MEDIUM)
    // fetch target register by address
    m_indirect_target_reg = map.get_reg_by_offset(m_ss_phy_indirect_acc_addr.get_mirrored_value());
    // update target register
    m_indirect_target_reg.predict(.value(m_ss_phy_indirect_acc_data.get_mirrored_value()), .kind(UVM_PREDICT_DIRECT));
  end
```






Prevent back-to-back access







- Prevent back-to-back transactions
  - In most tests, a protocol VIP is used instead of the micro-controller







- Prevent back-to-back transactions
  - If more than one register access is done in the same simulation tick the VIP may pipeline two accesses and create a protocol valid back-to-back transactions

clk

Some slaves does not support such transaction


Addr phase tr1 Addr phase tr2 Data phase tr1 Data phase tr2 addr A1 A2 data D1 D2





- Prevent back-to-back transactions
  - Defining the callback class methods

```
class ahb no b2b cb extends uvm reg cbs;
  protected semaphore m reg access sem;
                                         // In order to prevent b2b access, every
                                         // to the others, by getting the semapho
                                          // back in the post * callback
  // new
  function new (string name = "unnamed-ahb no b2b cb");
    super.new(name);
   m reg access sem = new(1);
  endfunction new
  task pre write(uvm reg item rw); m reg access sem.get();
                                                             endtask : pre write
  task post write(uvm reg item rw); m reg access sem.put();
                                                             endtask : post write
  task pre read(uvm reg item rw); m reg access sem.get();
                                                             endtask : pre read
  task post read(uvm reg item rw); m reg access sem.put();
                                                             endtask : post read
endclass : ahb no b2b cb
```








- Prevent back-to-back transactions
  - Registering the callback class to all RAL registers

```
m_ahb_no_b2b_cb = new("m_ahb_no_b2b_cb");

m_regmodel.get_registers(loc_regs_h);

// assigning each reg with this cb class, that actually forces register ahb access
// to be mutually exclusive by preventing b2b access
if($test$plusargs("DISABLE_AHB_B2B")) begin
    foreach(loc_regs_h[ii]) begin
        uvm_callbacks #(uvm_reg,ahb_no_b2b_cb)::add(loc_regs_h[ii],m_ahb_no_b2b_cb);
    end
end
```







- Reset types that can be model using callback/trigger
  - SW reset top level
  - SW reset block level
  - Watch-Dog Timer reset
  - Internal HW reset

#### Summary





- The UVM Register Layer models various type of registers
- Some types does exist out of the box:
  - Command (non-sticky) Register
  - Write-lock Register
  - Shadow-update Register
- But There are pre-defined callbacks that enable the user to model such types, and other unique SOC behaviors





# **Thank You**

