



UVM stimulus – driving the DUT from within!

(a.k.a Faster-Better-Cheaper Verification)

Elihai Maicas Intel Corp.







Agenda

Background

Motivation

The problems

Brute-force solutions

Our solution - Internal DUT stimulus

Summary


Background





 Intel® RealSense™ camera fits remarkable technology into a small package. There are three cameras that act like one - a 1080p HD camera, an infrared camera, and an infrared laser projector - they "see" like the human eye to sense depth and track human motion





Motivation






 Lower the verification overhead for IP reuse

Minor changes between

 flavors should no longer be
 major verification headaches





The problems





 Reach the corner cases of the new feature







Error injection – "Who will watch the watchmen?"





Unit level testbench optimal, but sometimes cannot be justified











- Regressions not best for all corner cases no full controllability on IP behavior
- Force-release statements cumbersome hard to reuse bad performance













Internal DUT stimulus

How is it done








Step I

Bind a parameterized SV interface



```
// a fifo if interface is instanced in every instance of fifo module
bind fifo fifo_if fifo_if__bind(.*);
// a fifo if interface is instanced in the listed instances of fifo
bind fifo: fifo1, fifo2 fifo if fifo if bind(.*);
```





Step II – option 1

- Register the interface to the uvm config db
 - Using the wrapper module

```
module if wrap(/* */);
  string loc hier = $psprintf("%m");
 net alter if net alter if(/* */);
 uvm config db#(virtual net alter if#(...))::set
  (uvm_root::get(),"*", loc_hier, net alter if);
```





Step II – option 2

Register the interface to the uvm config db

> - Using the ::self syntax (similar to this of OOP; Synopsys only)


```
net alter if (/* */);
  string loc hier = $psprintf("%m");
 uvm config db#(virtual net alter if#(...))::set
  (uvm root::get(),"*", loc hier, interface::self());
```





Step III

Get the interface in a designated agent




```
uvm config db#(virtual net alter if#(...))::get(this, "",
m net alter if bind name, m net alter vif);
```






Final result

 The ports of the new module are monitored and driven internally by the bound interface





Multiple drivers to the same net?






Multiple drivers to the same net ...

Standard assignment

```
wire my wire1;
logic drv a = 0;
logic drv b;
initial begin
  drv b = 1 bz; #100;
  drv b = 1 b1; #100;
  drv b = 1 bz;
end
assign my wire1 = drv a;
assign my wire1 = drv b;
```








Multiple drivers to the same net ...


Standard assignment

```
wire my wire1;
logic drv a = 0;
logic drv b;
initial begin
  drv b = 1 bz; #100;
  drv b = 1 b1; #100;
  drv b = 1 bz;
end
assign my wire1 = drv a;
assign my wire1 = drv b;
```



Strength aware assignment

```
wire my wire2;
logic drv a = 0;
logic drv b;
initial begin
  drv b = 1 bz; #100;
 drv b = 1 b1; #100;
  drv b = 1 bz;
end
assign my wire2 = drv a;
assign (supply0,supply1)
my wire2 = drv b;
```








Multiple drivers to the same net ...

Strength aware assignment

```
wire my wire2;
   assign
                              my wire2 = drv a;
   assign (supply0,supply1) my wire2 = drv b;
  drv_a
  drv_b
my_wire2
```







Internal DUT stimulus

What can be achieved









Manipulate the arbiter...

 Reach the desired rare corner case in the arbiter











Manipulate an AXI burst

Reach desired rare type of AXI burst










Autonomous error injection

```
loc net = {NET WIDTH{1'bz}};
forever begin
  repeat (ALTER FREQ-1) @(posedge expr);
  case (ALTER MODE)
    0: loc net = ~dut net;
    1: loc net = {NET WIDTH{1'bx}};
    2: loc net = val in;
  endcase
  @ (negedge expr);
  loc net = {NET WIDTH{1'bz}};
end
```








Summary

Verification at the unit level is optimal but not always possible



 Using internal DUT stimulus we can achieve a unit-level verification while running in a subsystem level environment

In addition, this method is a good solution for cluster to top verification reuse





Thank You







Backup







Unit to top reuse – conventional way

tb top code

```
6 alg_pipe_common_if fa_out_if();
 8 assign fa_out_if.resetn = factl_rst_al_n;
 9 assign fa out if.clk
                         = alclk fa;
10
11 'ifdef FC SIM
12 assign fa_out_if.data = `PATH_MC_CORE.mc_alg_i.fa_db_fa_amp_vcmd;
13 assign fa_out_if.data_en = `PATH_MC_CORE.mc_alg_i.fa_db_prt3_val;
15 'else // unit level
16 force `PATH MC CORE.mc alg i.fa db fa amp vcmd = fa out if.data;
17 force `PATH MC CORE.mc alg i.fa db prt3 val
                                                 = fa out if.data en;
18
19 endif
```





tb top code

```
6 bind 'PATH MC CORE.mc alg i alg pipe common if fa out dut bind if (
    .config db id ("fa out dut"
                 (factl rst al n
    resetn
9
    .clk
                 (alclk fa
    .data
                 (fa db fa amp vcmd
                 (fa db prt3 val
11
    data en
12 );
13
14 bind memsctl alg gm i alg pipe common if fa out gm bind if (
    .config db id ("fa out gm"
                 (~reset fa
16
    resetn
17
    .clk
                 (clk fa
18
    .data
                 ( FA CL Out
19
    .data en
                 (clk enable fa
20 );
21
                        fa filter test out
26 bind `PATH MC CORE.mc alg i alg pipe common if fa filter test out dut bind if (
    .config db id ("fa filter test out dut"
                 (factl rst al n
    resetn
    .clk
                 (alclk fa
                 (filter sa test out
    .data
    data en
                 (filter sa test out val
32 ):
33
```





Interface code

```
2 // interface alg pipe common if
5 interface alg pipe common if (
    input [256*8-1:0] config_db_id,
                                                   // Interface ID for uvm config db registration
    input
                      resetn,
                                                   // Main reset port
    input
                      clk,
                                                  // Main clk port
    inout [31:0]
                                                   // Main data port. Used to monitor and/or drive data to the dut
                      data,
    inout
                                                   // Data enable port
                      data en
1);
.2
    logic [31:0] data drv
                                 = 32'hz;
                                                   // Local data variable, to be toggled by the driver
                                                   // Local data enable variable
    logic
                  data en drv
                                  = 1'hz;
    assign (supply1, supply0) data = data drv;
                                                  // Drive data port by local variable
    assign (supply1, supply0) data en = data en drv; // Drive data enable port by local variable
.9
20
21
    // Self registration to interface uvm config db
    initial begin
      @(config db id);
      uvm config db#(virtual alg pipe common if)::set(uvm root::get(),"*", string'(config db id), interface::self());
77
    end
```





Interface code

```
// Clocking block and modport for the driver
    clocking bfm cb @ (posedge clk);
      default input #lps output #lps;
      output data dry;
46
47
      output data en dry;
      input data;
     endclocking: bfm cb
49
50
51
    modport bfm mp (clocking bfm cb, input resetn);
52
53
54
    // Clocking block and modport for the monitor
    clocking mon cb @ (posedge clk);
57
58
       default input #lps output #lps;
      input data:
59
60
      input data en;
61
      input ts cntr;
    endclocking: mon cb
63
    modport mon mp (clocking mon cb, input resetn);
64
65
66
    // sva checker instance
    alg_pipe_common_sva_checker sva_checker (.*);
69
70 endinterface : alg pipe common if
```





Agent code

```
28 // build phase()
30 function void alg pipe common agent::build phase(uvm phase phase);
    virtual interface alg pipe common if vif loc;
32
33
    // get cfg object
    if(!uvm config db #(alg pipe common cfg)::get(this, "", "alg pipe cfg", m cfg)) begin
       `uvm error(get type name(), "alg pipe cfg agent config not found")
37
    end
38
    // get vif
    if(!uvm config db #(virtual alg pipe common if)::get(this, "", m cfg.m vif cfg db name, vif loc)) begin
      `uvm error(get type name(), $psprintf("%Os vif not found", m cfg.m vif cfg db name))
    end
43
    // create the monitor
    if (m cfg.m has monitor) begin
46
                          = alg pipe common monitor::type id::create("m monitor", this);
47
      m monitor.m vif mp = vif loc;
    end
49
    // create sequencer/driver
    if (m cfg.m is active == UVM ACTIVE) begin
51
52
       m sequencer = alg pipe common sequencer::type id::create("m sequencer", this);
53
                        = alg pipe common driver::type id::create("m driver", this);
54
       m driver.m vif mp = vif loc;
55
```





Driver code (relevant for unit level)

```
2 // class alg pipe common driver
     5 class alg pipe common driver extends uvm driver #(alg pipe common sequence item);
          `uvm component utils(alg pipe common driver)
         alg pipe common cfg
                                                                      // Agent's config object
         virtual interface alg_pipe_common_if.bfm_mp m_vif_mp;
                                                                      // Interface modport
    10
    51 // run phase()
    53 task alg pipe common driver::run phase(uvm phase phase);
    55
         bfm init();
    56
         forever begin
    58
           seq item port.try next item(req);
    59
    60
           if (req == null) begin
             drive_erratic_data(m_cfg.m_non_valid_data_drv_type);
    61
    62
             @(m vif mp.bfm cb);
    63
            end else begin
             cnt_hold_data = m_cfg.m_num_of_hold_data_after_valid;
    65
             process item(req);
             seq item port.item done();
    66
    67
           end
    68
    69
         end
    70
    71 endtask : run phase
    72
SNUG 2015
```





Driver code (relevant for unit level)

```
87 // process item()
 89 task alg pipe common_driver::process_item(alg_pipe_common_sequence_item_req);
      foreach (req.m_data[ii]) begin
 91
 92
 93
        // delay before data valid
 94
 95
        repeat (req.m_delay_bw_valid[ii]) begin
 96
          drive_erratic_data(m_cfg.m_non_valid data drv type);
 97
          @(m_vif_mp.bfm cb):
 99
        end
100
101
102
        // drive valid data
103
104
        m vif mp.bfm cb.data drv 💝 req.m data[ii];
        m vif mp.bfm cb.data en drv <= 1'bl;
105
        @(m_vif_mp.bfm cb);
106
107
108
109
      end
110
111 endtask : process item
```





Monitor code (relevant for unit AND top level)

```
52 // run phase()
54 task alg pipe common monitor::run phase(uvm phase phase);
    forever begin
56
57
       m item collected = alg pipe common sequence item::type id::create("m item collected");
       m item collected.build item(m cfg.m num of data to collect);
59
60
       // collect item
61
       foreach (m item collected.m data[ii]) begin
62
63
         do begin
           @(m vif mp.mon cb);
         end while (m vif mp.mon cb.data en !== 1'b1);
65
66
67
         m item collected.m data[ii]
                                       = m vif mp.mon cb.data;
68
         m item collected.m data ts[ii] = m vif mp.mon cb.ts cntr;
69
70
       end
71
72
      // report item
73
74
       m item collected analysis port.write(m item collected);
75
76
     end
77
78 endtask : run phase
```