

#### COMPUTER ORGANIZATION AND DESIGN

The Hardware/Software Interface





# Chapter 5 – Part 2

## Large and Fast Memory: Exploiting Memory Hierarchy

- There is a need to run programs that are too large to fit in memory
- Solution adopted in the 1960s, split programs into little pieces, called overlays (pages)
  - Kept on the <u>disk</u>, swapped in and out of <u>main</u>
     <u>memory</u>
- Virtual memory: each program has its own address space, broken up into chunks called pages
  - Each page is a continuous range of addresses that are mapped onto physical memory











- Use main memory as a "cache" for secondary (disk) storage
- Programs share main memory
- CPU and OS translate virtual addresses to physical addresses
  - VM "block" is called a page


- VM adds a level of indirection between the virtual program addresses (VA) and the physical RAM addresses (PA)
- But there is a bit of a price (performance) to pay for
  - VA to PA translation (some bookkeeping required which impacts the performance)
- Three ways to achieve this VA to PA translation:
  - 1. VA to PA translation on the fly using a Memory Management Unit (MMU)
  - Page tables
  - 3. Fast translation via TLB














### **Address Translation**

### Fixed-size pages (e.g., 4K)





#### Virtual address




Physical address

## **Mapping Virtual to Physical Address**

- Split address from CPU into two pieces
  - Page number (p)
  - Page offset (d)
- Page number
  - Index into page table
  - Page table contains base address of page in physical memory
- Page offset
  - Added to base address to get actual physical memory address
- Page size = 2<sup>d</sup> bytes

#### Example:

- 4 KB (=4096 byte) pages
- 32 bit logical addresses




32 bit logical address


# Page Tables

- Stores placement information
- If page is present in memory
- If page is not present (page fault)

## **Translation Using a Page Table**



# Multiple Processes in Memory



## Page Replacement Algorithms

- Optimal algorithm
- Not recently used algorithm
- First-in, first-out (FIFO) algorithm
- Second-chance algorithm
- Clock algorithm
- Least recently used (LRU) algorithm
- Working set algorithm
- WSClock algorithm

# **Optimal Algorithm**

- Best possible but almost impossible to implement
- Almost impossible because the OS has no knowledge on when each page will be referenced next
- Possible solution
  - Run the program on simulator for a specific input data and keep track of those numbers
  - Implement optimal page replacement on the second run based on the info obtained the first time

## First-in, First-out (FIFO) Algorithm

- Maintain a linked list of all pages
  - Maintain the order in which they entered memory
- Page at front of list replaced
- Advantage: (really) easy to implement
- Disadvantage: page in memory the longest may be often used
  - This algorithm forces pages out regardless of usage
  - Usage may be helpful in determining which pages to keep


## **Second-Chance Algorithm**

- Modify FIFO to avoid throwing out heavily used pages
  - If reference bit is 0, throw the page out
  - If reference bit is I
    - Reset the reference bit to 0
    - Move page to the tail of the list
    - Continue search for a free page
- Still easy to implement, and better than plain FIFO

D thrown out if not referenced when we get to it in the queue.

referenced unreferenced

Page A moved back to the tail since referenced.



## **Not Recently Used Algorithm**

At page fault, the OS inspects pages and categorizes them based on the current values of their *R* (reference) and *M* (dirty) bits:

Class 0: not referenced, not modified.

Class 1: not referenced, modified.


Class 2: referenced, not modified.

Class 3: referenced, modified.

# Simulating LRU in Software

Page Page	R bits for pages 0-5, clock tick 0  1 0 1 0 1 1  0 1 2 3 4 5	R bits for pages 0-5, clock tick 1	R bits for pages 0-5, clock tick 2	R bits for pages 0-5, clock tick 3	R bits for pages 0-5, clock tick 4
0	10000000	11000000	11100000	11110000	01111000
1	00000000	10000000	11000000	01100000	10110000
2	10000000	01000000	00100000	00010000	10010000
3	00000000	00000000	10000000	01000000	00100000
4	10000000	11000000	01100000	10110000	01011000
5	10000000	01000000	10100000	01010000	00101000
	(a)	(b)	(c)	(d)	(e)

#### **Local versus Global Allocation Policies**



A0
A1
A2
A3
A4
A5 B0
B0
B1
B2
(A6)
B4
B5
B6
C1
C2 C3
C3
(c)

Local versus global page replacement.

(a) Original configuration. (b) Local page replacement.(c) Global page replacement.



## **Multi-level Page Tables**

- Problem: page tables can be too large
  - In 4KB page size, with 32 bit logical addresses
    - $2^{12}$  = 4096 (bytes), so 12 bits to get to the page byte offset
    - $= 2^{20} = 1$  million PTEs, so 20 bits to get to the page address
- Solution: use multi-level page tables
  - 1st level page table has pointers to 2nd level page tables
  - 2nd level page table has actual physical page numbers in it
- http://www.youtube.com/watch?v=Z4kSOv49GNc

# Fast Translation Using a TLB

- A widely implemented scheme for
  - Speeding up paging
  - Handling large virtual address spaces
- Small HW device for mapping virtual address to physical address without going through the page table in memory if possible
- http://www.youtube.com/watch?v=uyrSn3qbZ8U
- http://www.youtube.com/watch?v=95QpHJX55bM

# **Concluding Remarks**

- Fast memories are small, large memories are slow
  - We really want fast, large memories
  - Caching gives this illusion ©
- Principle of locality
  - Programs use a small part of their memory space frequently
- Memory hierarchy
- Memory system design is critical for multiprocessors

