
1. Following is a data signal and a clock signal input of some D-latch or D-flip-flop component. Draw the result signals of r a) vuising-edged-triggered b) falling-edged-triggered c) level - triggered FOR EDUCATIONAL USE Sundaram

2. Since RISC-V instructions very likely need to need two from vegisters, so register offles need to have two read input to select from two registers. Following is a diagram of n 32-bit register with a read input:



What is the width of ved line and green line respectively?

—> Red Line = 1 bit => 9t is a relection line.

lyeen line = 32 bits => Each register in 32 bits.

