1



LEGv8 Reference Data

(10) If neither is operand a NaN and Value1 == Value2, FLAGS = 4'b0110; If neither is operand a NaN and Value1 < Value2, FLAGS = 4'b1000; If neither is operand a NaN and Value1 > Value2, FLAGS = 4'b0010; If an operand is a Nan, operands are unordered ARITHMETIC CORE INSTRUCTION SET

2

ADD	LEGV	O	Refe	rence]	Data	
NAME_MNEMONIC	CORE INSTRUC	TION SET				
ADD	NIAME AGE	MONIC	FOR-		ODED ATION (In Mariles)	Notes
ADD Immediate & ADDI						
ADD Immediate & ADD S	1100					(2,9)
Set flags						
AND AND AND R 450 R[Rd] = R[Rn] & R[Rm] (2) AND Immediate ANDIS I 490-491 R[Rd] = R[Rn] & ALUImm (2) AND Immediate ANDIS I 790-791 R[Rd] = R[Rn] & ALUImm (1) AND & Set flags ANDS R 750 R[Rd] = R[Rn] & R[Rm] & R[Rm] (1) Branch B B 0A0-0BF PC = PC + BranchAddr (3) Branch B B 0A0-0BF PC = PC + CondBranchAddr PC = PC = PC		ADDIS	I	588-589		(1,2,9)
AND Immediate & ANDI			**			(1)
AND Immediate & AND IS						
Set flags		ANDI	I	490-491		(2,9)
AND & Set flags		ANDIS	I	790-791		(1,2,9)
Branch B		ANDS	R	750		(1)
PC		В	В			(3,9)
Branch with Link BL B 4A0-4BF PC = PC + Contrarvator (3)	Branch	P gond	CD	240.247		(4,9)
Darach Will Link Darach State Darach Will Link Darach Will Lin	conditionally	B.Cond	CB	2AU-2A1		(4,9)
Branch to Register BR	Branch with Link	BL	В	4A0-4BF	R[30] = PC + 4;	(3,9)
Compare & Branch CBNZ CB	Branch to Pegister	RP	D	6B0		
Final Zero						
Compare & Branch CBZ CB		CBNZ	CB	5A8-5AF		(4,9)
Exclusive OR	Compare & Branch	ODE	CD	540 547		(1.0)
Exclusive OR		CBZ	CB	5A0-5A7	PC = PC + CondBranchAddr	(4,9)
Immediate		EOR	R	650	$R[Rd] = R[Rn] ^ R[Rm]$	
LoaD Register LDUR		EORI	I	690-691	$R[Rd] = R[Rn] ^ ALUImm$	(2,9)
Load Byte						
Unscaled offset		LDUR	D	7C2	R[Rt] = M[R[Rn] + DTAddr]	(5)
Unscaled offset	LoaD Byte	Y DUDD		1.00	$R[Rt] = \{56^{\circ}b0,$	(5)
Unscaled offset		TDOKB	D	1C2	M[R[Rn] + DTAddr](7:0)	(5)
Dissaled offset		T.DIIRH	D	3C2		(5)
Load exclusive Loxe D 642 R[Rd] = M[R[Rn] + DTAddr] (31:0)	Unscaled offset	Domi	D	302		(3)
Unscaled offset	LoaD Signed Word	T DIID CW	D	504		(5)
Load	Unscaled offset	DDORON	D	304		(3)
Register	LoaD eXclusive	TOVD	D	642		(5,7)
Logical Shift Right LSR						(3,7)
MOVe wide with Keep						
MOVe wide with Zero	Logical Shift Right	LSR	R	69A		
MOVe wide with MOVZ IM 694-697 R[Rd] = { MOVImm MOVImm MOVZ IM 694-697 R[Rd] = { MOVImm MIRCHING		MOVK	IM	794-797	Instruction[22:21]*16-15) =	(6,9)
Zero	1,000				MOVImm	(-,,
Inclusive OR		MOVZ	IM	694-697		(6,9)
Inclusive OR			D			(-,-)
Immediate						
Unscaled offset STURB		ORRI	I	590-591	$R[Rd] = R[Rn] \mid ALUImm$	(2,9)
Discaled offset		CTIID	D	700	$M[P[P_P] + DTAdde] = P[P_f]$	(5)
Unscaled offset STURB D 1CU R[Rt](7:0) R[Rt](7:0) R[Rt](7:0) R[Rt](5:0) R[Rt](STOR	D	100		(3)
STORE Half		STURB	D	1C0		(5)
Unscaled offset STURW D SCO R[Ri](15:50)						
Unscaled offset		STURH	D	3C0		(5)
Unscaled offset		STURW	D	5C0	M[R[Rn] + DTAddr](31:0) =	(5)
Register			ь	500		(5)
SUBtract SUB R 658 R[Rd] = R[Rn] - R[Rm]		STXR	D	640		(5,7)
SUBtract		SUB	R	658		
Immediate Substant T88-789 R[Rd] FLAGS = R[Rn] - ALUImm (1,2 mag)		CUDT			ACTION OF THE PROPERTY OF THE	(2.0)
Immediate & Set		SUBI	1	088-089	R[Rd] = R[Rh] - ALUIMM	(2,9)
flags		CUDIC	¥	700 700	R[Rd], $FLAGS = R[Rn]$ –	(1.2.0)
SUBtract & Set SUBS R 758 R[Rd] , FLAGS = R[Rn] - R[Rm]		SUBIS	1	/88-/89		(1,2,9)
flags (1) FLAGS are 4 condition codes set by the ALU operation: Negative, Zero, oVerflow, Carry (2) ALUImm = {52'b0, ALU_immediate} (3) BranchAddr = {36{BR address {25}}, BR address, 2'b0} (4) CondBranchAddr = {43{COND_BR address {25}}, COND_BR address, 2'b0} (5) DTAddr = {55{DT address {8}}, DT_address} (6) MOVImm = {48'b0, MOV immediate} (7) Atomic test&est pair, R[Rm] = 0 if pair atomic, 1 if not atomic					nen n er coc nen i nen i	(1)
(2) ALUImm = {52*b0, ALU_immediate} (3) BranchAddr = {36{BR_address [25]}, BR_address, 2*b0} (4) CondBranchAddr = {43{COND_BR_address [25]}, COND_BR_address, 2*b0} (5) DTAddr = {55{DT_address [8]}, DT_address} (6) MOVImm = {48*b0, MOV_immediate} (7) Atomic test&set pair, R[Rm] = 0 if pair atomic, 1 if not atomic	flags SUBS R 758 $R[Rd]$, $FLAGS = R[Rn] - R[Rm]$ (1)					
(3) BranchAddr = { 36{BR. address [25]}, BR. address, 2'b0 } (4) CondBranchAddr = { 43{COND_BR. address [25]}, COND_BR. address, 2'b0 } (5) DTAddr = { 55{DT. address } [8], DT. address } (6) MOVImm = { 48'b0, MOV immediate } (7) Atomic test&set pair, R[Rm] = 0'l for piral atomic, 1 if not atomic					U operation: Negative, Zero, oVerflow	v, Carry
(4) CondBranchAddr = { 43{COND_BR_address {25}}, COND_BR_address, 2'b0 } (5) DTAddr = { 55{DT_address {8}}, DT_address } (6) MOVImm = { 48'b0, MOV_immediate } (7) Atomic test&set pair, R[Rm] = 0 if pair atomic, 1 if not atomic					address, 2'b0 }	
 (5) DTAddr = {55!DT address [8]}, DT_address } (6) MOVImm = {48*b0, MOV immediate } (7) Atomic test&set pair, R[Rm] = 0 if pair atomic, 1 if not atomic 	(4) CondBranc	$hAddr = {$	43{CONI	D_BR_addre	ess [25]}, COND_BR_address, 2'b0 }	
(7) Atomic test&set pair; R[Rm] = 0 if pair atomic, 1 if not atomic	(5) DTAddr =	{ 55 {DT_a	address [8]]}, DT_addr	ess }	
(8) Operands considered unsigned numbers (vs. 2's complement)	(6) MOVImm (7) Atomic tes	= { 48'b0,	MOV_im R[Rm] =	mediate }	nic. 1 if not atomic	
(v) Operands considered unsigned numbers (vs. 2 3 complement)						
(9) Since I, B, and CB instruction formats have opcodes narrower than 11 bits, they occupy a	(9) Since I, B,	and CB ins	struction f			ecupy a
range of 11-bit opcodes	range of 11	-bit opcode	es			

NAME, MNEMON	IC	FOR- MAT	OPCODE/ SHAMT (Hex)	OF	ERA	TION (in Veri	log)	No	tes
Floating-point ADD Single	FADDS	R	0F1 / 0A	S[Rd]	= S[Ri	n] + S[Rm]			
Floating-point ADD Double	FADDD	R	0F3 / 0A	D[Rd]	= D[R	[n] + D[Rm]			
Floating-point CoMPare Single	FCMPS	R	0F1 / 08	FLAG	S = (S	[Rn] vs S[Rm])		(1	,10)
Floating-point CoMPare Double	FCMPD	R	0F3 / 08	FLAG	S = (D	[Rn] vs D[Rm])		(1	,10)
Floating-point DIVide Single	FDIVS	R	0F1 / 06	S[Rd]	= S[Ri	n] / S[Rm]			
Floating-point DIVide Double	FDIVD	R	0F3 / 06	D[Rd]	= D[R	[n] / D[Rm]			
Floating-point MULtiply Single	FMULS	R	0F1 / 02	S[Rd]	= S[Ri	n] * S[Rm]			
Floating-point MULtiply Double	FMULD	R	0F3 / 02	D[Rd]	= D[R	n] * D[Rm]			
Floating-point SUBtract Single	FSUBS	R	0F1 / 0E	S[Rd]	= S[Ri	n] – S[Rm]			
Floating-point SUBtract Double	FSUBD	R	0F3 / 0E	D[Rd]	= D[R	n] – D[Rm]			
LoaD Single floating-point	LDURS	R	7C2	S[Rt]	M[R	[Rn] + DTAddr]			(5)
LoaD Double floating-point	LDURD	R	7C0	D[Rt]	- M[R	[Rn] + DTAddr]			(5)
MULtiply	MUL	R	4D8 / 1F	R[Rd]	= (R[I	Rn] * R[Rm]) (63:	0)		
Signed DIVide	SDIV	R	4D6 / 02	R[Rd]	= R[R	n] / R[Rm]			
Signed MULtiply High	SMULH	R	4DA	R[Rd]	= (R[I	Rn] * R[Rm]) (127	:64)		
STore Single floating-point	STURS	R	7E2	M[R[F	(n] + I	OTAddr] = $S[Rt]$			(5)
STore Double floating-point	STURD	R	7E0	M[R[F	[n] + I	DTAddr] = D[Rt]			(5)
Unsigned DIVide	UDIV	R	4D6 / 03	R[Rd]	= R[R	n] / R[Rm]			(8)
Unsigned MULtiply High	UMULH	R	4DE	R[Rd]	=(R[I	Rn] * R[Rm]) (127	:64)		(8)
CORE INSTRUCTION	FORM	1ATS							
R opcode		Rm		amt		Rn		Rd	
31	21		16 15		10		4		0
I opcode		ALI	J_immediat	te		Rn		Rd	
31	22 21				10		4		0
D opcode		DT	address		ор	Rn		Rt	
31	21	20		12 1	_	9 5	4		0
B opcode			BR	add	ress				

D	opcode		DT_address	op	Rn	Rt	
	31	21 20	12	11 10 9	5	4	0
В	opcode		BR ad	dress			
	31 26 25		2.2				0
CB	Opcode		COND_BR_addre	ss		Rt	
	31 24 23				5	4	0
IW	opcode		MOV_imn	nediate		Rd	
	31	21 20			5	4	0

I .	
MNEMONIC	OPERATION
CMP	FLAGS = R[Rn] - R[Rm]
CMPI	FLAGS = R[Rn] - ALUImm
LDA	R[Rd] = R[Rn] + DTAddr
MOV	R[Rd] = R[Rn]
	MNEMONIC CMP CMPI LDA

REGISTER NAME, NUMBER, USE, CALL CONVENTION

NAME	NUMBER	USE	PRESERVED ACROSS A CALL?
X0 - X7	0-7	Arguments / Results	No
X8	8	Indirect result location register	No
X9 - X15	9-15	Temporaries	No
X16 (IP0)	16	May be used by linker as a scratch register; other times used as temporary register	No
X17 (IP1)	17	May be used by linker as a scratch register; other times used as temporary register	No
X18	18	Platform register for platform independent code; otherwise a temporary register	No
X19-X27	19-27	Saved	Yes
X28 (SP)	28	Stack Pointer	Yes
X29 (FP)	29	Frame Pointer	Yes
X30 (LR)	30	Return Address	Yes
XZR	31	The Constant Value 0	N.A.

4

Object

± 0 ± Denorm

± F1. Pt. Num.

NaN

IEEE 754 Symbol

OPCODES	IN NUMI	ERICAL O	RDER BY OPCOI	DE		3
					11-bit O	
Instru			Opcode	Shamt	Range	
Mnemonic		Width (bit		Binary	Start (Hex)	
В	В	6	000101		0A0	0BF
FMULS	R	11	00011110001	000010	0F	
FDIVS	R	11	00011110001	000110	0F	1
FCMPS	R	11	00011110001	001000	0F	1
FADDS	R	11	00011110001	001010	0F	1
FSUBS	R	11	00011110001	001110	0F	1
FMULD	R	11	00011110011	000010	0F	3
FDIVD	R	11	00011110011	000110	0F	3
FCMPD	R	11	00011110011	001000	0F	3
FADDD	R	11	00011110011	001010	0F	3
FSUBD	R	11	00011110011	001110	0F	3
STURB	D	11	00111000000	001110	1C	
LDURB	D	11	00111000010		1C	
B.cond	CB	8	01010100		2A0	2A7
STURH	D	11	01111000000		3C	
LDURH	D	11	01111000000		3C	
	R	11	10001010000		450	
AND	R	11	10001010000		45	
ADD					488	489
ADDI	I	10	1001000100			
ANDI	I	10	1001001000		490	491
BL	В	6	100101		4A0	4BF
SDIV	R	11	10011010110	000010	4D	
UDIV	R	11	10011010110	000011	4D	
MUL	R	11	10011011000	011111	4D	
SMULH	R	11	10011011010		4D.	
UMULH	R	11	100110111110		4D	
ORR	R	11	10101010000		550	
ADDS	R	11	10101011000		55	8
ADDIS	I	10	1011000100		588	589
ORRI	I	10	1011001000		590	591
CBZ	CB	8	10110100		5A0	5A7
CBNZ	CB	8	10110101		5A8	5AF
STURW	D	11	10111000000		5C	0
LDURSW	D	11	10111000100		5C	4
STURS	R	11	101111100000		5E	0
LDURS	R	11	101111100010		5E	2
STXR	D	11	11001000000		64	0
LDXR	D	11	11001000010		64:	
EOR	R	11	11001010000		65	
SUB	R	11	11001010000		65	
SUBI	I	10	1101000100		688	689
EORI	I	10	1101000100		690	691
MOVZ	IM	9	1101001000		694	697
LSR	R	11	110100101		694	
	R	11	11010011010		691	
LSL						
BR	R	11	11010110000		6B	
ANDS	R	11	11101010000		750	
SUBS	R	11	11101011000		75	
SUBIS	I	10	1111000100		788	789
ANDIS	I	10	1111001000		790	791
MOVK	IM	9	111100101		794	797
STUR	D	11	11111000000		7C	
LDUR	D	11	11111000010		7C	2
STURD	R	11	111111100000		7E	0
LDURD	R	11	111111100010		7E	2


(1) Since I, B, and CB instruction formats have opcodes narrower than 11 bits, they occupy a range of 11-bit opcodes, e.g., the 6-bit B format occupies 32 (2') 11-bit opcodes.

IEEE 754 FLOATING-POINT STANDARD

Exponent Fraction $(-1)^s \times (1 + Fraction) \times 2^{(Exponent - Bias)}$ where Single Precision Bias = 127, **≠** 0 Double Precision Bias = 1023 1 to MAX - 1 anything MAX 0 MAX **≠** 0

IEEE Single Precision and Double

e Preci	sion I	Formats:	S.P. $MAX = 255$, D.P. $MAX = 2047$			
S		Exponent	Fraction			
31	30	23 22	f	0		
S		Exponent	Fraction			
63	62	35	52 51	0		



DATA ALIGNMENT

11/-						
wo	rd		Word			
ord	Halfword		Half	word	Halfword	
Byte	Byte	Byte	Byte	Byte	Byte	Byte
	2	3	4	5	6	7
		Byte Byte 2	Byte Byte Byte 2 3	Byte Byte Byte Byte 2 3 4	Byte Byte Byte Byte Byte 2 3 4 5	

EACEL	HON 5	INDROME	ŒG.	ISTER (ESR)	
Excep Class (Instruction Length (IL)		Instruction Specific Syndrome field (ISS)	
31	26	25	24		0

EXCEPTION CLASS

CEL	TON CLAS	9			
EC	Class	Cause of Exception	Number	Name	Cause of Exception
0	Unknown	Unknown	34	PC	Misaligned PC exception
7	SIMD	SIMD/FP registers disabled	36	Data	Data Abort
14	FPE	Illegal Execution State	40	FPE	Floating-point exception
17	Sys	Supervisor Call Exception	52	WPT	Data Breakpoint exception
32	Instr	Instruction Abort	56	BKPT	SW Breakpoint Exception

SIZE PREFIXES AND SYMBOLS

SIZE	PREFIX	SYMBOL	SIZE	PREFIX	SYMBOL
10^{3}	Kilo-	K	210	Kibi-	Ki
10^{6}	Mega-	M	220	Mebi-	Mi
10 ⁹	Giga-	G	230	Gibi-	Gi
1012	Tera-	T	240	Tebi-	Ti
10 ¹⁵	Peta-	P	250	Pebi-	Pi
1018	Exa-	Е	260	Exbi-	Ei
10^{21}	Zetta-	Z	270	Zebi-	Zi
10^{24}	Yotta-	Y	280	Yobi-	Yi
10-3	milli-	m	10-15	femto-	f
10 ⁻⁶	micro-	μ	10-18	atto-	a
10-9	nano-	n	10-21	zepto-	Z
10-12	pico-	p	10-24	yocto-	у