{"payload":{"header_redesign_enabled":false,"results":[{"id":"190122289","archived":false,"color":"#b2b7f8","followers":10,"has_funding_file":false,"hl_name":"benitoss/CycloneV_UnAmiga","hl_trunc_description":"Cyclone V FPGA board for UnAmiga project","language":"Verilog","mirror":false,"owned_by_organization":false,"public":true,"repo":{"repository":{"id":190122289,"name":"CycloneV_UnAmiga","owner_id":23663618,"owner_login":"benitoss","updated_at":"2023-09-30T04:12:47.807Z","has_issues":true}},"sponsorable":false,"topics":[],"type":"Public","help_wanted_issues_count":0,"good_first_issue_issues_count":0,"starred_by_current_user":false}],"type":"repositories","page":1,"page_count":1,"elapsed_millis":66,"errors":[],"result_count":1,"facets":[],"protected_org_logins":[],"topics":null,"query_id":"","logged_in":false,"sign_up_path":"/signup?source=code_search_results","sign_in_path":"/login?return_to=https%3A%2F%2Fgithub.com%2Fsearch%3Fq%3Drepo%253Abenitoss%252FCycloneV_UnAmiga%2B%2Blanguage%253AVerilog","metadata":null,"warn_limited_results":false,"csrf_tokens":{"/benitoss/CycloneV_UnAmiga/star":{"post":"Nln36QFnwY98VMTdEA5mv5txdTuOHU1wxjtZ05zjjLRXK6BhK2zLScuj8b59Jd1E1poP2qBSkiDjQSCMww4aTQ"},"/benitoss/CycloneV_UnAmiga/unstar":{"post":"LEA-tFvSBovNF0vayluWh69U0vfgL9z5vw6bBNK3sqsZohd_9fCrD-RQJtT9k6TdLMtiRW_PaLct4CluLFi2YA"},"/sponsors/batch_deferred_sponsor_buttons":{"post":"wYw6KhPxKpU3z4fBWefNDj2Thtr_TnuD61ZAGFnCq6FsK1lpGJVXzZUQDCVe4YoH0zKvGL1WbJI2NSvXZPOqZw"}}},"title":"Repository search results"}