## Makefile Guide

This document is a basic introduction to Makefiles. There is a lot to Makefiles and this document does not discuss everything. However, upon reading this document the following will happen:

- You will learn what Makefiles are and why they're used.
- You will learn the basics of Makefiles and will gain the ability to create Makefiles for your own programs. You will also learn the small (but important) differences between C and C++ Makefiles though they are relatively the same when it comes to the basics.
- You will be taught the *why* instead of just learning how to create Makefiles in the absence of any understanding of what's going on, you will always be taught why you're doing something and what it is doing.
- You will learn some more advanced Makefile features that ultimately culminates in you being provided with some go-to C and C++ Makefiles that you can generically use for any C and C++ program.

#### **Table of Contents**

Topics	Page
Why Makefiles Are Used	2
Basic Makefile Setup	3
Makefile Variables	6
Advanced Makefile Features	7
C vs. C++ Makefiles	14
Commonly Used Flags	14
Go-To C and C++ Makefiles	15
Modifying The Go-To Makefiles	19
Computing IV Dependencies	20
Resources	21

# Why Makefiles Are Used

When a program is running, what is actually running is an **executable file**. The executable file is generated from source code. In C and C++, these are the **.c** and **.cpp** files respectively. Taking source code and turning it into an executable file is called **compiling** a program. Note that header files are not source code files and do not get directly compiled themselves. Header files are the **.h** and **.hpp** files in C and C++ respectively (though **.h** can be used for C++ as well). When a header file is included in a source code file, it's like the code is being imported into the source code file.

In IDEs like Microsoft Visual Studio or XCode, this process is done automatically. A button (like "Run") is clicked and then the program just magically starts running. There was a lot that happened behind the scenes that you did not see - the code is compiled, the executable file is created, and then the executable file runs. When working in Linux, this process is not automated via the click of a single button. The program must be manually compiled by entering a series of commands in the command line. It is inefficient to manually type in each one of these commands every time a program is to be compiled, and a **Makefile** helps to automate this process - a single command can be entered into the command line, the Makefile will recognize that command, and then it will automatically run all of the other commands to compile the program and create an executable file. Now that the executable file is made, like *driver* for example, the program can be run by entering ./driver

An executable file can be directly created from source code files, but the best practice is actually to first create object files from the source code files, and then use the object files to create the executable file.

source code files  $\rightarrow$  object files  $\rightarrow$  executable file

#### In summary

- IDEs
  - Compile the code, create an executable file, and run the executable file all with the single click of a button.
- Linux
  - Compile the code and create the executable file with a Makefile.
  - Run the executable file by entering ./executable file name in the command line.

# **Basic Makefile Setup**

The general format of a C Makefile is seen below. The logic here can also be applied to C++ programs for which there are only small differences discussed later.

target: ingredients recipe

target the name of the item being made

ingredients all of the things the target relies on, called **dependencies** 

recipe the commands to execute the target - note that this must be indented with a

a tab not spaces

For a program that consisted of only a *main.c* file, the Makefile would look like the following:

```
driver: main.o
gcc -g --std=c99 -Wall -o driver main.o
main.o: main.c
gcc -g --std=c99 -Wall -c main.c -o main.o
```

Below is a breakdown of each component shown above:

```
driver: main.o
gcc -g --std=c99 -Wall -o driver main.o
```

- driver: main.o
  - driver is the target. When in the command line and you enter *make driver*, the Makefile is going to execute all of the commands below the target until the end of the Makefile is reached or another target is encountered. Note that if you just enter *make* in the command line, it will execute the first target that is in the Makefile. So, to create *driver*, you could enter *make driver* or *make* so long as *driver* were the first target in the Makefile.
  - main.o is the target's dependency. It is the object file that the executable file relies on (it can rely on more than one as seen in later examples).
- gcc is the C compiler being used. There are other compilers like clang
- - g --std=c99-Wall are all **flags** which are optional but always helpful features.
  - g enables debugging options for the compiler. This is most commonly used to check for memory leaks with **valgrind**.
  - --std=c99 specifies that the C99 version of C is being used. There are other versions of C as well.
  - Wall will look for some easily fixable issues in your code and display them as warnings during compile time.
- o driver main.o
  - o driver means name the executable file *driver*. If this were not here, the executable file would be named *a.out* by default.
  - Common point of confusion driver is the name of the target, and driver in the -o driver is the name of the executable file. The name of a target doesn't matter but it is a convention to name the target and executable file the same. The utility of this will be seen in examples later on.

- main.o is present since all object files the executable relies on need to be listed.

Now, for every object file that needs to be made (in this case 1 object file), there needs to be a command for it like below

```
main.o: main.c
gcc -g --std=c99 -Wall -c main.c -o main.o
```

- main.o: main.c
  - main.o is the object file being created
  - main.c is main.o's dependency, the source code file used to create main.o
- gcc -g --std=c99 -Wall -c main.c -o main.o
  - gcc, -g, --std=c99, and -Wall all mean the same thing as previously described
  - c main.c means compile the main.c source code file to create the object code file
  - - o main.o means name the object file main.o

The Makefile for a program that contains more source code files than just *main.c* can then be built off of that simple example. For every additional source code file, an object file needs to get created and you simply write a command for it. For example, let's say that the previous program also included a header and implementation file named *example.h* and *example.c*. Then, the Makefile would look like the following:

```
driver: main.o example.o
gcc -g --std=c99 -Wall -o driver main.o example.o
main.o: main.c
gcc -g --std=c99 -Wall -c main.c -o main.o
example.o: example.c
gcc -g --std=c99 -Wall -c example.c -o example.o
```

Lastly, a target should be made to "clean up" or remove the executable file and object files made.

```
driver: main.o example.o
gcc -g --std=c99 -Wall -o driver main.o example.o
main.o: main.c
gcc -g --std=c99 -Wall -c main.c -o main.o
example.o: example.c
gcc -g --std=c99 -Wall -c example.c -o example.o
```

#### clean:

rm driver main.o example.o

- The clean is the target it can be named anything but *clean* is a convention
- The rm stands for remove (delete) and it is followed by the items that should be deleted which are the executable and object files.

Putting everything together, you can use the following commands

make or make driver create the executable file, or if it existed update it with code changes

./driver run the executable file (run the program)

valgrind ./driver run the executable with valgrind to check for memory leaks make clean clean up the solution (delete the executable file/object files)

**A further discussion on the** *rm* **command -** in the above example, rm was by itself. Two other things commonly done are to place a dash before it like -rm and to place a -f after it like rm -f.

- rm (no dash)
  - Any errors that occur <u>are not</u> ignored.
  - The current command will finish executing but after that the Makefile aborts. If there were any commands in the target following that one, they <u>would not</u> get executed.
  - An error message will display.
  - An example of an error would be trying to delete a file that doesn't exist. For example, let's say before entering *make clean* you had manually deleted *main.o*. In that case, when the line rm driver main.o example.o executes, *main.o* doesn't exist. What will happen is the command will finish executing so *driver* and *example.o* will be deleted, but if there were any commands below it, they would not be executed. Thus, all of the commands in the target will not get executed. For example

#### clean:

rm driver main.o example.o rm stuff

The rm stuff command would not get executed.

- **-rm** (with a dash)
  - Any errors that occur <u>are</u> ignored.
  - The current command will finish executing but the Makefile does not abort. If there were any commands in the target following that one, they <u>would</u> get executed.
  - An error message will display, but it will also include the word *ignore*. It is informing you that an error happened, but it's ignoring the error.
  - Using the above example, the rm stuff command would get executed.
- rm -f
  - This is the same as -rm in that it ignores errors, but it does not display an error message.

When choosing which option to use for basic Makefiles, an argument could be made for -rm since it will not abort the execution of any following commands (unlike rm) and it will inform you of any errors (unlike rm -f). This way, the execution of the target continues and you are simultaneously informed of any errors that happen. In this document, -rm is used in all following examples.

## Makefile Variables

Variables are often used in Makefiles which are shorthand definitions for Makefile syntax. They can be thought of just like the macros in C and are essentially text replacement. For example:

```
SOME_VAR = something1 something2
```

Now, instead of having to write out *something1 something2* every time you can just write \$(SOME\_VAR)

The previous Makefile example is rewritten below with some common use cases of variables - one for the compiler, one for the flags, one for the object files, and one for the executable file and target. Again, the executable file and target don't have to be named the same but it's a convention in this case - one reason would be (as seen below) that a single variable can be used to refer to both of them.

The benefits of variables can be seen in the above example

- Less has to be written you can just say \$(CFLAGS) instead of -g --std=c99 -Wall
- If anything is changed, it will be automatically adjusted in the Makefile. Let's say you decided to add in another flag like *Wextra*. Notice how \$(CFLAGS) is written in 3 places. With a variable, you simply have to add it to the CFLAGS variable

```
CFLAGS = -g --std = c99 - Wall - Wextra
```

and it automatically gets added everywhere \$(CFLAGS) appears. Without a variable, you would have to manually add *Wextra* to all of those 3 places.

## **Advanced Makefile Features**

There are some advanced Makefile features that can be added to a Makefile to help it be more concise and generic. Instead of having to write a command to create every single object file, the features listed below can be used to write one generic command to create all of the object files.

```
%.o is a placeholder for object files
%.c or %.cpp are placeholders for C or C++ source code files
%.h or %.hpp are placeholders for C or C++ header files
$@ is the name of the thing to the left of the colon (used for target or object file)
$< is the name of the <u>first</u> thing to the right of the colon (used for source code file)
$^ is the name of <u>everything</u> to the right of the colon (used for target dependencies)
Note that $@, $<, and $^ are called automatic variables.
```

Below is the finalized Makefile from page 4 both before and after the changes. Note that header files being used as dependencies is now also being introduced to you - this will be explained. *Before changes* 

```
CC = gcc
    CFLAGS = -g --std = c99 - Wall
    OBJ = main.o example.o
    EXE = driver
    $(EXE): $(OBJ)
         $(CC) $(CFLAGS) -o $(EXE) $(OBJ)
    main.o: main.c
         $(CC) $(CFLAGS) -c main.c -o main.o
    example.o: example.c
         $(CC) $(CFLAGS) -c example.c -o example.o
    clean:
         -rm $(EXE) $(OBJ)
After changes
    CC = gcc
    CFLAGS = -g --std = c99 - Wall
    OBJ = main.o example.o
    EXE = driver
                                                  # target 1
    $(EXE): $(OBJ)
         $(CC) $(CFLAGS) -o $@ $^
    %.o: %.c %.h
                                                   # generic rule 1
         $(CC) $(CFLAGS) -c $< -o $@
    %.o: %.c
                                                  # generic rule 2
         $(CC) $(CFLAGS) -c $< -o $@
    clean:
         -rm $(EXE) $(OBJ)
```

### **Explanation of the changes**

```
The target
     $(EXE): $(OBJ)
                                                   # target 1
         $(CC) $(CFLAGS) -o $@ $^
$@ refers to the thing on the left of the colon which in this case is $(EXE), the name of the target
and executable file.
$^ refers to everything to the right of the colon which in this case is $(OBJ), all of the target's
dependencies (object files).
So, breaking it down
     $(CC) $(CFLAGS) -o $@ $^
is equivalent to
     $(CC) $(CFLAGS) -o $(EXE) $(OBJ)
which is equivalent to
     $(CC) $(CFLAGS) -o driver main.o example.o
The generic rules
     %.o: %.c %.h
                                                     # generic rule 1
         $(CC) $(CFLAGS) -c $< -o $@
     %.o: %.c
                                                     # generic rule 2
         $(CC) $(CFLAGS) -c $< -o $@
```

To build each object file, the Makefile implements pattern matching with the generic rules.

- For *generic rule 1*, the %.o: %.c %.h means for a given object file *example.o*, execute this command if *example.c* and *example.h* exist in the same file directory.
- For *generic rule 2*, the %.o: %.c means if for a given object file *example.o*, execute this command if *example.c* exists in the same file directory.
- The use of -c \$< -o \$@ is new here as well. The \$< refers to the first thing in the dependencies aka the first thing on the right side of the colon. In this case, that is %.c. The \$@ refers to the thing on the left side of the colon, in this case %.o.
- The Makefile checks the rules in order (so it looks for a match in *generic rule 1* before *generic rule 2*).
  - To create *main.o*, it looks for a pattern match with *generic rule 1* but fails to find a match. There is a *main.c* but there is no *main.h*. So, it moves onto *generic rule 2* where it finds a match between %.o: %.c and main.o: main.c So *main.o* gets created with the command associated with *generic rule 2*. Putting it all together...

```
%.o: %.c

$(CC) $(CFLAGS) -c $< -o $@
which is the same as
main.o: main.c

$(CC) $(CFLAGS) -c $< -o $@
which is the same as
main.o: main.c

$(CC) $(CFLAGS) -c main.c -o main.o
```

- To create *example.o*, the same thing happens. It looks for a pattern match with *generic rule 1* and finds a match since there is both an *example.c* and *example.h* file. Here, %.o: %.c %.h matches to example.o: example.c example.h So, *example.o* gets created with the command associated with *generic rule 1*. Putting it all together...

```
%.o: %.c %.h

$(CC) $(CFLAGS) -c $< -o $@
which is the same as
example.o: example.c example.h

$(CC) $(CFLAGS) -c $< -o $@
which is the same as
example.o: example.c example.h

$(CC) $(CFLAGS) -c example.c -o example.o
```

A few important things to note about the explanations above

- The explanation should illustrate why it is important that source code files and their corresponding header files have the same name (with the exception of the file extension). The pattern matching only works if this is the case. Using example.o as an example, the generic rule %.o: %.c %.h means create a file named example.o only if there is a corresponding .c and .h file also with the same name. If the files were off even by 1 character, like example.c and example2.h it wouldn't work because example and example2 are not the same. So, source code files and their corresponding header files are named the same not just because it's a naming convention but because it actually has some utility in some circumstances, such as in Makefiles.
- The order of the generic rules matters %.o: %.c %.h should be before %.o: %.c. If the order were reversed, then the %.o: %.c %.h rule would never get executed. Take *example.o* as an example. The pattern matching %.o: %.c means execute the command to create *example.o* if *example.c* exists. Since *example.c* does in fact exist, the rule will execute and the generic rule %.o: %.c %.h will never have a chance to get checked for a pattern match.
- Going off of the previous point what is the point of having *generic rule 1* to account for header files if header files don't get compiled? Remember, the way a header file is used is its contents are essentially imported into the source code file with an include directive, and the source code files get compiled. The header file is never itself compiled. The answer to that question lies in the fact that Makefiles only rebuild things if it notices changes in dependencies. If *example.h* were listed as a dependency for *example.o*, then if *example.h* were changed and you entered *make*, the Makefile would rebuild *example.o* which in turn would rebuild *driver* because *example.o* itself was listed as a dependency for *driver*. So, a change in a header file will be recognized by the Makefile and it will rebuild. This is good. Whereas if *example.h* were not listed as a dependency then you could change *example.h*, enter *make*, and the Makefile would not rebuild anything since it thinks everything is up to date because none of the files listed as dependencies have changed. In other words, you can update the code in *example.h* but not have those changes get updated in the executable file. This is not good.

- Note that this solution is not close to perfect because in reality, if a header file is modified then you would want every source code file that uses it to also get rebuilt. For example, since *example.h* is included in *main.c* with an include directive you would also want *main.c* to get rebuilt if *example.h* changes. However, *main.c* would not get rebuilt in the previous example shown since *example.h* is not listed as a dependency for *main.o* with the pattern matching with generic rules. In reality, to have a perfect solution for this would require some even more advanced Makefile things beyond the scope of an introductory Makefile guide. Including header files as dependencies is just being explained here at a non-perfect level in order for you to understand how header files can be used as dependencies in Makefiles and why it's helpful. To get around any potential issues, it's quite simple - just clean and rebuild the solution anytime you make a change. So, instead of just entering *make*, first enter *make clean* to clean the whole solution, then enter *make* to build the whole solution from scratch.

#### More Advanced Features - Multiple Executable Files

The features just discussed are even more helpful if you have multiple executables that you want to create. For example, consider adding in a unit test for the *example.h/example.c* interface. Now, *example.h/example.c/main.c* are used to create the *driver* executable file to run the program, and *example.h/example.c/unit\_test.c* are used to create *unit\_test* which is the executable file for doing some unit testing. In this case, *unit\_test.c* contains a main function for the unit testing. Without the more advanced features, the Makefile would look like the one below. Note how for each executable file, there is a target to create it and a clean to remove the executable files and its associated object files.

```
CC = gcc
    CFLAGS = -g --std = c99 - Wall
    DRIVER OBJ = main.o example.o
    UNIT TEST OBJ = unit test.o example.o
    driver: $(DRIVER OBJ)
         $(CC) $(CFLAGS) -o driver $(DRIVER OBJ)
    main.o: main.c
         $(CC) $(CFLAGS) -c main.c -o main.o
    example.o: example.c
         $(CC) $(CFLAGS) -c example.c -o example.o
    unit test: $(UNIT TEST OBJ)
         $(CC) $(CFLAGS) -o unit test $(UNIT TEST OBJ)
    unit test.o: unit test.c
         $(CC) $(CFLAGS) -c unit test.c -o unit test.o
    example.o: example.c
         $(CC) $(CFLAGS) -c example.c -o example.o
    clean driver:
         -rm driver $(DRIVER OBJ)
    clean unit test:
         -rm unit test $(UNIT TEST OBJ)
make or make driver
                        Create the driver executable file
make clean driver
                        Delete driver and its associated object files
make unit test
                        Create the unit test executable file
make clean unit test
                        Delete unit test and its associated object files
```

Though the previous example is a completely valid and fine Makefile, it could be rewritten much more concisely using the advanced features discussed. Note two new features discussed directly below

- \*.o The \* is a wildcard which says to search the current file directory (folder) for matching file names, in this case files with the .o file extension.
- all This is a target which specifies that other targets should be made

```
CC = gcc
CFLAGS = -g --std = c99 - Wall
DRIVER = driver
DRIVER OBJ = main.o example.o
UNIT TEST = unit test
UNIT TEST OBJ = unit test.o example.o
EXES = \$(DRIVER) \$(UNIT TEST)
all: $(EXES)
$(DRIVER): $(DRIVER OBJ)
    $(CC) $(CFLAGS) -o $@ $^
$(UNIT TEST): $(UNIT TEST OBJ)
    $(CC) $(CFLAGS) -o $@ $^
%.o: %.c %.h
    $(CC) $(CFLAGS) -c $< -o $@
%.o: %.c
    $(CC) $(CFLAGS) -c $< -o $@
clean:
    -rm $(EXES) *.o
```

- The EXES variable holds the name of every target that should get executed in the Makefile to create the associated executable files (note how the names of the targets are also the same as the names of the executable files again, this is not required but helpful. In this case, because the names are the same, then \$(EXES) can be used in the clean target to remove the executable files. If the names were different, this couldn't be done).
- The all is a target that tells the Makefile to execute the targets listed in EXES.
- Each target is listed driver and unit test but represented in variables.
- A generic rule is used to create all of the object files from the source code files.
- One single clean target can be used to remove all the executable files and all of the associated object files. Note how the command associated with clean uses \*.o instead of \$(DRIVER\_OBJ) \$(UNIT\_TEST\_OBJ). This is because DRIVER\_OBJ and UNIT\_TEST\_OBJ both contain the *example.o* object file. So, if they were used, it would be telling the Makefile to remove the same file twice like

-rm main.o example.o unit test.o example.o

By using \*.o, it tells the Makefile to just look for and remove all object files like -rm main.o example.o unit test.o

- In summary, entering *make* in the command line will execute the target all which will in turn execute the targets driver and unit\_test to create the *driver* and *unit\_test* executable files. The object files main.o, unit\_test.o, and example.o are created, and main.o and example.o will be used to create *driver*, and unit\_test.o and example.o will be used to create *unit\_test*. Lastly, entering *make clean* in the command line will execute the clean target which executes the command to remove the executable and object files.

Now, you can use the following commands to build, run, and clean the programs.

make create the *driver* and *unit test* executable files

./driver run the driver program (or valgrind ./driver to check for memory leaks)
./unit\_test run the unit\_test program (or valgrind ./unit\_test to check for memory leaks)

make clean remove the executable files and object files

Now that you have an understanding of Makefiles, the following pages show the differences between C and C++ Makefiles, some of the most commonly used Makefile flags, and the basic go-to Makefiles that you can use for C and C++.

## C vs. C++ Makefiles

The keyword gcc stands for GNU Compiler Collection most commonly referred to as GCC.

#### For C

- Use **gcc** which invokes the GCC compiler for C programs.
- Specify which version of C you're using like --std=c99. Note the two dashes.
- File extensions are .c for source code files and .h for header files.
- Versions (as of the time of this document's creation): K&R (the original version), C89 (also referred to as ANSI C), C90, C95, C99, C11, and C17.
- Use the variables CC and CFLAGS.

#### For C++

- Use **g++** which invokes the GCC compiler for C++ programs.
- Specify which version of C++ you're using like -std=c++17. Note the one dash.
- File extensions are .cpp for source code files and .h or .hpp for header files. Note how .h is for C or C++ header files whereas .hpp is exclusively for C++ header files.
- Versions (as of the time of this document's creation): C++98, C++03, C++11, C++14, C++17, and C++20.
- Use the variables CXX and CXXFLAGS

# **Commonly Used Flags**

- -Wall: Enables all warnings that are considered questionable and easy to avoid.
- **-g:** Enable debugging options use this if you want to use valgrind to check for memory leaks. <u>If you manually manage resources on the heap in a C or C++ program, you should always use valgrind to ensure there are no memory leaks. Memory leaks are a serious bug in a program.</u>
- -Wextra: Enables some extra warning flags that are not enabled by -Wall.
- **-Werror:** Make all warnings into errors a warning will now cause compilation failure.
- **-Wpedantic:** Issue all the warnings demanded by the strict ISO C and ISO C++. Reject all programs that use forbidden extensions, and some other programs that do not follow ISO C and ISO C++.
- **-O0**: Default mode reduce compilation time and make debugging produce the expected results.
- **-O1**: Optimize the compiler tries to reduce code size and execution time without performing any optimizations that take a great deal of compilation time.
- **-O2**: More optimization the compiler performs nearly all supported optimizations that do not involve a space-speed tradeoff. As compared to O1, this option increases compilation time and the performance of the generated code.
- -O3: Optimize even more
- **-OS:** Optimize for file size
- -Og: Optimize for debugging
- **-fsanitize=undefined:** The code detects some undefined behavior that valgrind won't catch. Makes the code slower but is okay for a debug build.

Most of the flags used with gcc can be used with g++ as well.

# **Go-To C and C++ Makefiles**

The following pages contain some "go-to" Makefiles for C and C++. They are not the end-all-be-all Makefiles but they serve the following purposes:

- Provide a generic Makefile template that is reusable for any basic C and C++ project.
- Provide a way to easily modify the Makefile to create additional executable files.
- Provides a way to easily enable/disable helpful debugging features.

## Go-To C Makefile

```
CC = gcc
CFLAGS = --std=c99 -Wall -Wextra -Wpedantic
                                                    # note the two dashes on --std
LDLIBS = # any additional dependencies go here, like -lm for <math.h>
DEBUG = #-Og -g -fsanitize=undefined # uncomment line for debugging while developing code
EXE1 = driver
EXE1 OBJ = main.o example.o
EXES = \$(EXE1)
.PHONY: all clean
all: $(EXES)
$(EXE1): $(EXE1 OBJ)
    $(CC) $(CFLAGS) $(DEBUG) -o $@ $^ $(LDLIBS)
%.o: %.c %.h
    $(CC) $(CFLAGS) -c $< -o $@
%.o: %.c
    $(CC) $(CFLAGS) -c $< -o $@
clean:
    -rm $(EXES) $(wildcard *.o)
```

Copy this Makefile exactly as it is since order matters for some things. Explanation of additional features

- LDLIBS: All extra dependencies will now be listed in this variable. It is important this is at the end of the line since some dependencies, like -lm, may have to come at the end.
- DEBUG: During the code development process, if you want to debug you can uncomment this. The -Og, -g, and -fsanitize=undefined are all helpful debugging tools discussed on page 7. At a minimum, it is recommended to have -g and -fsanitize=undefined. The -Og optimizes compiling for debugging. It is less necessary.
- For every executable file number "n" you want to do the following
  - Have a EXEn to store the name of the executable file EXEn = executable file name
  - Have a EXEn\_OBJ for all of the object files EXEn\_OBJ = obj1.0 obj2.0 ....
  - Add EXEn to the EXES variable (after any preceding EXEns). EXES = .... EXEn
  - .PHONY: This lists the targets, *all* and *clean* in this case, that are not actually files in the directory the Makefile is in.

- The \$(wildcard \*.o) in the clean target
  - \$(wildcard \*.o) is used instead of just regular \*.o which stops the Makefile from trying to delete nonexistent object files. Instead of clean:

```
-rm $(PRODS) *.o
it is now
clean:
-rm $(PRODS) $(wildcard *.o)
```

# Go-To C++ Makefile

```
CXX = g++
CXXFLAGS = -std = c + +20 - Wall - Wextra - Wpedantic
                                                   # note the one dashe on -std
LDLIBS = # any additional dependencies go here
DEBUG = #-Og -g -fsanitize=undefined # uncomment line for debugging while developing code
EXE1 = driver
EXE1 OBJ = main.o example.o
EXES = \$(EXE1)
.PHONY: all clean
all: $(EXES)
$(EXE1): $(EXE1 OBJ)
    $(CXX) $(CXXFLAGS) $(DEBUG) -o $@ $^ $(LDLIBS)
%.o: %.cpp %.hpp
    $(CXX) $(CXXFLAGS) -c $< -o $@
%.o: %.c
    $(CXX) $(CXXFLAGS) -c $< -o $@
clean:
    -rm $(EXES) $(wildcard *.o)
```

The C++ go-to Makefile is the same with small changes

- CXX and g++ are used instead of CC and gcc
- CXXFLAGS and the version of C++ are used instead of CFLAGS and the version of C.
- All occurrences of .h have changed to .hpp.
- All occurrences of .c have changed to .cpp.

\_

# **Modifying The Go-To Makefiles**

Using an actual example below, you can see how easy it is to modify the go-to Makefiles so they can create a whole new executable file. The original Makefile is for a program with an executable file named *driver* which relies on *main.c*, *example.c*, and *example.h*. Then you decide to add in a unit test program which has an executable file named *unit\_test* which relies on *unit\_test*, *example.c*, and *example.h*.

```
CFLAGS = --std=c99 -Wall
LDLIBS = -lm
EXE1 = driver
EXE1_OBJ = main.o example.o
EXE2 = unit_test
EXE2_OBJ = unit_test.o example.o
EXES = $(EXE1) $(EXE2)
.PHONY: all clean
all: $(EXES)
$(EXE1): $(EXE1 OBJ)
        $(CC) $(CFLAGS) $(DEBUG) -0 $@ $^ $(LDLIBS)
$(EXE2): $(EXE2_OBJ)
        $(CC) $(CFLAGS) $(DEBUG) -0 $@ $^ $(LDLIBS)
%.o: %.c %.h
        $(CC) $(CFLAGS) $(DEBUG) -c $< -0 $@
%.o: %.c
        $(CC) $(CFLAGS) $(DEBUG) -c $< -0 $@
clean:
            $(EXES) $(wildcard *.o)
```

Notice how few steps had to be done to give the Makefile the ability to create a whole new executable file.

- The name of the new executable file and its object file dependencies were stored in variables (lines 7 and 8)
- The name of the new executable file was added to the EXES variable (line 9)
- A new target was added to create the new executable file (lines 17 18).

That's it.

# **Computing IV Dependencies**

The following are some common dependencies needed in the Computing IV class at the University of Massachusetts Lowell. The one needed for the math.h library in C is included as well since that's such a commonly used C library.

-lm If using the C <math.h> library

**-lboost\_unit\_test\_framework** If using the C++ Boost unit testing library

-lsfml-graphicsIf using the C++ SFML graphics library-lsfml-windowIf using the C++ SFML window library-lsfml-systemIf using the C++ SFML system library-lsfml-networkIf using the C++ SFML network library-lsfml-audioIf using the C++ SFML audio library

# Resources

### **GNU Compiler Collection (GCC)**

- https://gcc.gnu.org/

### In-depth descriptions of all available compiler flags

- https://gcc.gnu.org/onlinedocs/gcc/Option-Summary.html (official reference)
- https://man7.org/linux/man-pages/man1/gcc.1.html (other good reference)

GNU Make - comprehensive overview on all Makefile features (click on "entirely on one web page" option or "entirely one web page" option).

- <a href="https://www.gnu.org/software/make/manual/">https://www.gnu.org/software/make/manual/</a>

#### Other

- A simple "Makefile Guide" or "Makefile Tutorial" search on Google will bring up many great Makefile resources in the search results. They're all more or less versions of the same thing, and you can probably learn new things from all of them.