

Embedded Systems and Software

Serial Interconnect Buses—I²C and SPI



Purpose of Serial Interconnect Buses


- **Provide low-cost—i.e., low wire/pin count—connection between IC devices**
- **There are many serial bus “standards”**
 - I²C (Inter-Integrated Circuit)
 - SMB (System Management Bus)
 - SPI (Serial Peripheral Interface)
 - Microwire
 - Maxim 3-wire
 - Maxim/Dallas 1-wire
 - CAN (controller area network)
 - etc.
- **We will focus on I²C and SPI**

Overview

Generic Serial Interconnect Bus

Devices on bus. Can be one or multiple micros + one or more peripherals

Pullup resistors ensure idle state of bus is HIGH. Devices pull line low when signaling. Wired-OR arrangement



Commonly Encountered Terminology

| Term | Description |
|-----------------|--|
| Transmitter | The device which sends the data to the bus. |
| Receiver | The device which receives the data from the bus. |
| Master | The device which <u>initiates a transfer</u> , <u>generates clock signals</u> and <u>terminates a transfer</u> . |
| Slave | The device addressed by a master. |
| Multi-Master | More than one master can attempt to control the bus. |
| Arbitration | Only one master can control the bus. |
| Synchronization | Procedure to sync. the clock signal. |


I²C (Inter-IC)

- **I²C, “Eye-Square-See”, I2C, “Eye-Two-See”**
 - Two-wire serial bus protocol developed by Philips Semiconductors ~ 20 years ago
 - Enables peripheral ICs to communicate using simple communication hardware
 - Data transfer rates up to 100 kbits/s and 7-bit addressing possible in normal mode
 - 3.4 Mbits/s and 10-bit addressing in fast-mode
 - Common devices capable of interfacing to I²C bus:
EPROM, Flash, and some RAM memory, real-time clocks, watchdog timers, and microcontrollers
- Many microcontrollers, including ATmega88PA, have Two-Wire Interface (TWI) hardware
- AVR’s TWI can be used to implement I2C, SMB, etc.

I2C Devices



BlinkM® is a “Smart LED”, a networkable and programmable full-color RGB LED for hobbyists, industrial designers, and experimenters.




MCP4725 is an I2C controlled Digital-to-Analog converter (DAC).

A DAC allows a microcontroller to output analog values like a sine wave. Digital to analog converters are used sound generation, musical instruments, filtering, etc.

I2C Devices




Honeywell HMC6352 Compass Module




Breakout board for the Analog Devices 7746 capacitance sensor.

I2C Devices



The TCM8240MD is a high quality, very small 1.3 mega-pixel color camera from Toshiba with the standard data + I2C interface.

This camera is also unique in that it offers on-board JPEG compression.



Breakout board using the AR1010 IC from Airoha. This FM receiver uses a simple command set over an I2C or SPI interface.


I2C

The I2C-bus is a multi-master bus. This means that more than one device capable of controlling the bus can be connected to it.


Masters are usually microcontrollers, slaves are peripherals

Often there is one master (Atmega88PA) and one or more slaves (RTC, ADC, DAC, ...)


I2C Structure



I2C Structure




TWI Hardware on ATmega88PA




Example - I2C RTC

PCF8583 Clock/calendar with 240x8-bit RAM



Note: the part has built-in capacitors for the oscillator, so we don't have to supply them externally

PCF8583 Pin Functions




Example - I2C RTC

PCF8583 Clock/calendar with 240×8-bit RAM

| SYMBOL | PARAMETER | CONDITION | MIN. | TYP. | MAX. | UNIT |
|------------------|-------------------------------------|--|------|------|------|------|
| V _{DD} | supply voltage operating mode | I ² C-bus active | 2.5 | – | 6.0 | V |
| | | I ² C-bus inactive | 1.0 | – | 6.0 | V |
| I _{DD} | supply current operating mode | f _{SCL} = 100 kHz | – | – | 200 | μA |
| I _{DDO} | supply current clock mode | f _{SCL} = 0 Hz; V _{DD} = 5 V | – | 10 | 50 | μA |
| | | f _{SCL} = 0 Hz; V _{DD} = 1 V | – | 2 | 10 | μA |
| T _{amb} | operating ambient temperature range | | –40 | – | +85 | °C |
| T _{stg} | storage temperature range | | –65 | – | +150 | °C |


Notice, this does not use much current, one reason is because the clock frequency is low: 32.768 kHz

Example - I2C RTC






MRB001



I2C RTC Used in Lab 6





Example - I2C RTC










I2C Protocol

- The clock signal is always generated by the current bus master
- One exception: "clock stretching" by slave devices
→ e.g., force the clock low at times to delay the master sending more data

- During normal operation, the value on SDA should not change when SCL is high
- Exception → start and stop condition




Embedded Systems, ECE:3360. The University of Iowa, 2019

Serial Interconnect Busses 25

I2C Protocol

- Both data and clock lines remain HIGH when the bus is not busy.
- A HIGH-to-LOW transition of the data line, while the clock is HIGH is defined as the start condition (**S**).



- A LOW-to-HIGH transition of the data line while the clock is HIGH is defined as the stop condition (**P**).


Embedded Systems, ECE:3360. The University of Iowa, 2019

Serial Interconnect Busses 26

Acknowledgement on the I2C Bus

a) Master transmitter (the master addresses a slave and transmits data to it)

Each byte of eight bits is followed by an acknowledge bit (**ACK**). Upon transmission of the 8th bit, the master releases the SDA line, which goes HIGH, the master generates an **ACK** clock pulse, and the slave acknowledges by pulling the SDA line low.




b) Master receiver (the master addresses a slave and receives data from it)

A **master receiver** must generate an acknowledge after the reception of each byte that has been clocked out of the slave transmitter.


Acknowledgement on the I2C Bus

- A **master receiver** must signal an **end of data** to the transmitter by **not generating** an acknowledge on the last byte that has been clocked out of the slave (**NACK**).
- In this event, the transmitter must leave the data line HIGH to enable the master to generate a stop condition.



Addressing on the I2C Bus


- Before any data is transmitted on the I2C-bus, the device which should respond is addressed first.
- The addressing is always carried out with the first byte transmitted after the start procedure.



This part of the address is determined by the manufacturer of the PCF8583, and is fixed.


Addressing on the I2C Bus

- Before any data is transmitted on the I2C-bus, the device which should respond is addressed first.
- The addressing is always carried out with the first byte transmitted after the start procedure.




This part of the address is determined by the state of the IC's A0 pin

It can be "1" or "0", we choose "0"




Addressing on the I2C Bus


- Before any data is transmitted on the I2C-bus, the device which should respond is addressed first.
- The addressing is always carried out with the first byte transmitted after the start procedure.



This bit determines if we are reading (= 1) from or writing to (= 0) to the devices


I2C Structure





Embedded Systems, ECE:3360. The University of Iowa, 2019

Serial Interconnect Busses 33




Embedded Systems, ECE:3360. The University of Iowa, 2019

Serial Interconnect Busses 34


Example - PCF8583

Master transmits to slave receiver (WRITE) mode.




Example - PCF8583

Master reads after setting word address (write word address; READ data).



Example - PCF8583


Master reads slave immediately after first byte (READ mode).



Embedded Systems, ECE:3360. The University of Iowa, 2019

Serial Interconnect Busses 37

Example - PCF8583 - I2C Bus Timing




$f_{scl} = 100 \text{ kHz}$

SCL clock frequency

Embedded Systems, ECE:3360. The University of Iowa, 2019

Serial Interconnect Busses 38


PCF8583 - I2C Bus Timing



$t_{SU,STA} = 4.7 \mu s$ min

START setup time


PCF8583 - I2C Bus Timing



$t_{BUF} = 4.7 \mu s$ min

Bus free time


PCF8583 - I2C Bus Timing



$$t_{HD,STA} = 4 \mu s \text{ min}$$

START Hold Time


PCF8583 - I2C Bus Timing



$$t_{LOW} = 4.7 \mu s \text{ min}$$

SCL LOW time

PCF8583 - I2C Bus Timing




$t_{\text{HIGH}} = 4.7 \mu\text{s min}$

SCL HIGH time

Embedded Systems, ECE:3360. The University of Iowa, 2019

Serial Interconnect Busses 43

PCF8583 - I2C Bus Timing



$t_r = 1.0 \mu\text{s max}$


$t_f = 0.3 \mu\text{s max}$

SDA and SCL rise and fall times

Embedded Systems, ECE:3360. The University of Iowa, 2019

Serial Interconnect Busses 44


PCF8583 - I2C Bus Timing



$$t_{SU,DAT} = 250 \text{ ns min}$$

Data setup time


PCF8583 - I2C Bus Timing



$$t_{VD,DAT} = 3.4 \text{ } \mu\text{s}$$

SCL LOW to data out valid


PCF8583 - I2C Bus Timing



$$t_{SU,STO} = 3.4 \mu s$$

STOP setup time

Actual Bus Signals



SDA (above) and SCL (below) with $R_p = 10 \text{ k}\Omega$ and $C_p = 300 \text{ pF}$. The SCL clock runs at 100 kHz (nominal).

One can influence rise- and fall times with resistor values!

I2C - Software

- **Good I2C libraries are available for the AVR architecture**
 - Simplifies implementation
 - Must understand I2C protocol/concepts and external device!

Example: http://homepage.hispeed.ch/peterfleury/doxygen/avr-gcc-libraries/group_pfleury_ic2master.html

```
#include <i2cmaster.h>
#define Dev24C02 0xA2 // device address of EEPROM 24C02, see datasheet
int main(void)
{
    unsigned char ret;
    i2c_init();           // initialize I2C library
    // write 0x75 to EEPROM address 5 (Byte Write)
    i2c_start_wait(Dev24C02+I2C_WRITE); // set device address and write mode
    i2c_write(0x05);      // write address = 5
    i2c_write(0x75);      // write value 0x75 to EEPROM
    i2c_stop();           // set stop condition = release bus
    // read previously written value back from EEPROM address 5
    i2c_start_wait(Dev24C02+I2C_WRITE); // set device address and write mode
    i2c_write(0x05);      // write address = 5
    i2c_rep_start(Dev24C02+I2C_READ);   // set device address and read mode
    ret = i2c_readNak();  // read one byte from EEPROM
    i2c_stop();
    for(;;);
}
```

I2C (TWI)

... more information and configuration examples:


**See ATmega88PA
datasheet**

Serial Peripheral Interface (SPI)

Serial Peripheral Interface (SPI)

- **Originally developed by Motorola**
- **Synchronous, serial protocol**
 - Data timing is controlled by an explicit clock signal (SCK)
- **Master-slave**
 - Master device controls the clock
- **Bi-directional data exchange**
 - Data clocked into and out-of device at same time


SPI Devices




A/D Converters



Barometric Pressure Sensor



EEPROMs



Embedded Systems, ECE:3360. The University of Iowa, 2019

Serial Interconnect Busses 53

SPI Devices



Compass




Ethernet

Embedded Systems, ECE:3360. The University of Iowa, 2019

Serial Interconnect Busses 54

SPI Devices



Embedded Systems, ECE:3360. The University of Iowa, 2019

Serial Interconnect Buses 55


SPI signals

- **\overline{SS} (\overline{CS}) (Slave Select, Chip Select)**
 - When **SS** is low the slave is enabled
- **SCK (Serial Clock)**
 - Controls the transfer of data
- **SDO (Serial Data Out)**
 - Carries data **OUT** of the device
- **SDI (Serial Data In)**
 - Carries data **INTO** the device

Embedded Systems, ECE:3360. The University of Iowa, 2019

Serial Interconnect Buses 56

Connecting Multiple SPI Devices



Embedded Systems, ECE:3360. The University of Iowa, 2019

Serial Interconnect Busses 57

SPI on AVR

AVR microcontrollers have built-in hardware support for SPI

AVRs can be bus masters (common), but one can also configure them to be bus slaves

AVRs use SPI pins for ISP

What is ISP?

| | | | |
|--------------------------|----|----|------------------------|
| (PCINT14/RESET) PC6 | 1 | 28 | PC5 (ADC5/SCL/PCINT13) |
| (PCINT16/RXD) PD0 | 2 | 27 | PC4 (ADC4/SDA/PCINT12) |
| (PCINT17/TXD) PD1 | 3 | 26 | PC3 (ADC3/PCINT11) |
| (PCINT18/INT0) PD2 | 4 | 25 | PC2 (ADC2/PCINT10) |
| (PCINT19/OC2B/INT1) PD3 | 5 | 24 | PC1 (ADC1/PCINT9) |
| (PCINT20/XCK/T0) PD4 | 6 | 23 | PC0 (ADC0/PCINT8) |
| VCC | 7 | 22 | GND |
| GND | 8 | 21 | AREF |
| (PCINT6/XTAL1/TOSC1) PB6 | 9 | 20 | AVCC |
| (PCINT7/XTAL2/TOSC2) PB7 | 10 | 19 | PB5 (SCK/PCINT5) |
| (PCINT21/OC0B/T1) PD5 | 11 | 18 | PB4 (MISO/PCINT4) |
| (PCINT22/OC0A/AIN0) PD6 | 12 | 17 | PB3 (MOSI/OC2A/PCINT3) |
| (PCINT23/AIN1) PD7 | 13 | 16 | PB2 (SS/OC1B/PCINT2) |
| (PCINT0/CLKO/ICP1) PB0 | 14 | 15 | PB1 (OC1A/PCINT1) |

Embedded Systems, ECE:3360. The University of Iowa, 2019

Serial Interconnect Busses 58

SPI on AVR

AVR microcontrollers have built-in hardware support for SPI

SCK

Master Clock Output, Slave Clock Input

| | | | |
|-------------------------|----|----|-------------------------------------|
| (PCINT14/RESET) PC6 | 1 | 28 | PC5 (ADC5/SCL/PCINT13) |
| (PCINT16/RXD) PD0 | 2 | 27 | PC4 (ADC4/SDA/PCINT12) |
| (PCINT17/TXD) PD1 | 3 | 26 | PC3 (ADC3/PCINT11) |
| (PCINT18/INT0) PD2 | 4 | 25 | PC2 (ADC2/PCINT10) |
| (PCINT19/OC2B/INT1) PD3 | 5 | 24 | PC1 (ADC1/PCINT9) |
| (PCINT20/XCK/T0) PD4 | 6 | 23 | PC0 (ADC0/PCINT8) |
| VCC | 7 | 22 | GND |
| GND | 8 | 21 | AREF |
| (PC1) PB6 | 9 | 20 | AVCC |
| (PC2) PB7 | 10 | 19 | PB5 (SCK/PCINT5) |
| (PCINT21/OC0B/T1) PD5 | 11 | 18 | PB4 (MISO/PCINT4) |
| (PCINT22/OC0A/AIN0) PD6 | 12 | 17 | PB3 (MOSI/OC2A/PCINT3) |
| (PCINT23/AIN1) PD7 | 13 | 16 | PB2 (\overline{SS} /OC1B/PCINT2) |
| (PCINT0/CLKO/ICP1) PB0 | 14 | 15 | PB1 (OC1A/PCINT1) |

SPI on AVR

AVR microcontrollers have built-in hardware support for SPI

MISO

SPI Bus Master Input, Slave Output)

| | | | |
|-------------------------|----|----|-------------------------------------|
| (PCINT14/RESET) PC6 | 1 | 28 | PC5 (ADC5/SCL/PCINT13) |
| (PCINT16/RXD) PD0 | 2 | 27 | PC4 (ADC4/SDA/PCINT12) |
| (PCINT17/TXD) PD1 | 3 | 26 | PC3 (ADC3/PCINT11) |
| (PCINT18/INT0) PD2 | 4 | 25 | PC2 (ADC2/PCINT10) |
| (PCINT19/OC2B/INT1) PD3 | 5 | 24 | PC1 (ADC1/PCINT9) |
| (PCINT20/XCK/T0) PD4 | 6 | 23 | PC0 (ADC0/PCINT8) |
| VCC | 7 | 22 | GND |
| GND | 8 | 21 | AREF |
| (PC1) PB6 | 9 | 20 | AVCC |
| (PC2) PB7 | 10 | 19 | PB5 (SCK/PCINT5) |
| (PCINT21/OC0B/T1) PD5 | 11 | 18 | PB4 (MISO/PCINT4) |
| (PCINT22/OC0A/AIN0) PD6 | 12 | 17 | PB3 (MOSI/OC2A/PCINT3) |
| (PCINT23/AIN1) PD7 | 13 | 16 | PB2 (\overline{SS} /OC1B/PCINT2) |
| (PCINT0/CLKO/ICP1) PB0 | 14 | 15 | PB1 (OC1A/PCINT1) |

SPI on AVR

AVR microcontrollers have built-in hardware support for SPI

MOSI

SPI Bus **M**aster **O**utput, **S**lave **I**nput

| | | | |
|-------------------------|----|----|------------------------|
| (PCINT14/RESET) PC6 | 1 | 28 | PC5 (ADC5/SCL/PCINT13) |
| (PCINT16/RXD) PD0 | 2 | 27 | PC4 (ADC4/SDA/PCINT12) |
| (PCINT17/TXD) PD1 | 3 | 26 | PC3 (ADC3/PCINT11) |
| (PCINT18/INT0) PD2 | 4 | 25 | PC2 (ADC2/PCINT10) |
| (PCINT19/OC2B/INT1) PD3 | 5 | 24 | PC1 (ADC1/PCINT9) |
| (PCINT20/XCK/T0) PD4 | 6 | 23 | PC0 (ADC0/PCINT8) |
| VCC | 7 | 22 | GND |
| GND | 8 | 21 | AREF |
| (PC4) PB6 | 9 | 20 | AVCC |
| (PC2) PB7 | 10 | 19 | PB5 (SCK/PCINT5) |
| (PCINT21/OC0B/T1) PD5 | 11 | 18 | PB4 (MISO/PCINT4) |
| (PCINT22/OC0A/AIN0) PD6 | 12 | 17 | PB3 (MOSI/OC2A/PCINT3) |
| (PCINT23/AIN1) PD7 | 13 | 16 | PB2 (SS/OC1B/PCINT2) |
| (PCINT0/CLKO/ICP1) PB0 | 14 | 15 | PB1 (OC1A/PCINT1) |

Embedded Systems, ECE:3360. The University of Iowa, 2019

Serial Interconnect Busses 61

SPI on AVR

AVR microcontrollers have built-in hardware support for SPI

SS

SPI Bus Master **S**lave **S**elect


If AVR is configured as slave and one is using SPI hardware for SPI, then this would be used for selecting the AVR slave

| | | | |
|-------------------------|----|----|------------------------|
| (PCINT14/RESET) PC6 | 1 | 28 | PC5 (ADC5/SCL/PCINT13) |
| (PCINT16/RXD) PD0 | 2 | 27 | PC4 (ADC4/SDA/PCINT12) |
| (PCINT17/TXD) PD1 | 3 | 26 | PC3 (ADC3/PCINT11) |
| (PCINT18/INT0) PD2 | 4 | 25 | PC2 (ADC2/PCINT10) |
| (PCINT19/OC2B/INT1) PD3 | 5 | 24 | PC1 (ADC1/PCINT9) |
| (PCINT20/XCK/T0) PD4 | 6 | 23 | PC0 (ADC0/PCINT8) |
| VCC | 7 | 22 | GND |
| GND | 8 | 21 | AREF |
| (PC4) PB6 | 9 | 20 | AVCC |
| (PC2) PB7 | 10 | 19 | PB5 (SCK/PCINT5) |
| (PCINT21/OC0B/T1) PD5 | 11 | 18 | PB4 (MISO/PCINT4) |
| (PCINT22/OC0A/AIN0) PD6 | 12 | 17 | PB3 (MOSI/OC2A/PCINT3) |
| (PCINT23/AIN1) PD7 | 13 | 16 | PB2 (SS/OC1B/PCINT2) |
| (PCINT0/CLKO/ICP1) PB0 | 14 | 15 | PB1 (OC1A/PCINT1) |

Embedded Systems, ECE:3360. The University of Iowa, 2019

Serial Interconnect Busses 62


SPI on AVR



Embedded Systems, ECE:3360. The University of Iowa, 2019

Serial Interconnect Busses 63


SPI on AVR




Embedded Systems, ECE:3360. The University of Iowa, 2019

Serial Interconnect Busses 64

SPI Data Loop



SPI Data Loop



SPI Modes

SPI has several *modes* that determine when data is valid with respect to the clock

Table 18-2. SPI Modes

| SPI Mode | Conditions | Leading Edge | Trailing eDge |
|----------|----------------|------------------|------------------|
| 0 | CPOL=0, CPHA=0 | Sample (Rising) | Setup (Falling) |
| 1 | CPOL=0, CPHA=1 | Setup (Rising) | Sample (Falling) |
| 2 | CPOL=1, CPHA=0 | Sample (Falling) | Setup (Rising) |
| 3 | CPOL=1, CPHA=1 | Setup (Falling) | Sample (Rising) |

• Bit 3 – CPOL: Clock Polarity

When this bit is written to one, SCK is high when idle. When CPOL is written to zero, SCK is low when idle. Refer to Figure 18-3 and Figure 18-4 for an example. The CPOL functionality is summarized below:

Table 18-3. CPOL Functionality

| CPOL | Leading Edge | Trailing Edge |
|------|--------------|---------------|
| 0 | Rising | Falling |
| 1 | Falling | Rising |

• Bit 2 – CPHA: Clock Phase

The settings of the Clock Phase bit (CPHA) determine if data is sampled on the leading (first) or trailing (last) edge of SCK. Refer to Figure 18-3 and Figure 18-4 for an example. The CPHA functionality is summarized below:


Table 18-4. CPHA Functionality

| CPHA | Leading Edge | Trailing Edge |
|------|--------------|---------------|
| 0 | Sample | Setup |
| 1 | Setup | Sample |

Caution: read SPI peripheral (i.e., RTC, sensor, ...) datasheet carefully, and make sure your AVR uses the same mode...


SPI Transfer Modes

Figure 18-3. SPI Transfer Format with CPHA = 0



SPI Transfer Format with CPHA = 0


Figure 18-4. SPI Transfer Format with CPHA = 1



SPI Transfer Format with CPHA = 1


SPI Transfer Modes

Figure 18-3. SPI Transfer Format with CPHA = 0



SPI Transfer Format
with CPHA = 0

Figure 18-4. SPI Transfer Format with CPHA = 1



SPI Transfer Format
with CPHA = 1

Embedded Systems, ECE:3360. The University of Iowa, 2019

Serial Interconnect Busses 79

Configuring SPI

SPCR – SPI Control Register

| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | |
|---------------|-------------|------------|-------------|-------------|-------------|-------------|-------------|-------------|------|
| 0x2C (0x4C) | SPIE | SPE | DORD | MSTR | CPOL | CPHA | SPR1 | SPR0 | SPCR |
| Read/Write | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | |
| Initial Value | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | |

SPIE: SPI Interrupt Enable

This bit causes the SPI interrupt to be executed if **SPIF** bit in the **SPSR** register is set and the if the Global Interrupt Enable bit in **SREG** is set.

SPSR – SPI Status Register

| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | |
|---------------|-------------|-------------|---|---|---|---|---|--------------|------|
| 0x2D (0x4D) | SPIF | WCOL | – | – | – | – | – | SPI2X | SPSR |
| Read/Write | R | R | R | R | R | R | R | R/W | |
| Initial Value | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | |

• Bit 7 – SPIF: SPI Interrupt Flag

When a serial transfer is complete, the SPIF Flag is set. An interrupt is generated if SPIE in SPCR is set and global interrupts are enabled. If SS is an input and is driven low when the SPI is in Master mode, this will also set the SPIF Flag. SPIF is cleared by hardware when executing the corresponding interrupt handling vector. Alternatively, the SPIF bit is cleared by first reading the SPI Status Register with SPIF set, then accessing the SPI Data Register (SPDR).

Embedded Systems, ECE:3360. The University of Iowa, 2019

Serial Interconnect Busses 80

Configuring SPI

SPCR – SPI Control Register

| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | |
|---------------|-------------|------------|-------------|-------------|-------------|-------------|-------------|-------------|------|
| 0x2C (0x4C) | SPIE | SPE | DORD | MSTR | CPOL | CPHA | SPR1 | SPR0 | SPCR |
| Read/Write | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | |
| Initial Value | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | |

SPE: SPI Enable

When the **SPE** bit is written to one, the SPI is enabled. This bit must be set to enable any SPI operations.

Configuring SPI

SPCR – SPI Control Register

| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | |
|---------------|-------------|------------|-------------|-------------|-------------|-------------|-------------|-------------|------|
| 0x2C (0x4C) | SPIE | SPE | DORD | MSTR | CPOL | CPHA | SPR1 | SPR0 | SPCR |
| Read/Write | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | |
| Initial Value | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | |

DORD: Data Order

When the **DORD** bit is written to one, the LSB of the data word is transmitted first.
When the **DORD** bit is written to zero, the MSB of the data word is transmitted first.

Configuring SPI

SPCR – SPI Control Register

| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | |
|---------------|-------------|------------|-------------|-------------|-------------|-------------|-------------|-------------|------|
| 0x2C (0x4C) | SPIE | SPE | DORD | MSTR | CPOL | CPHA | SPR1 | SPR0 | SPCR |
| Read/Write | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | |
| Initial Value | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | |

MSTR: Master/Slave Select

This bit selects Master SPI mode when written to one, and Slave SPI mode when written logic zero.

Configuring SPI

SPCR – SPI Control Register

| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | |
|---------------|-------------|------------|-------------|-------------|-------------|-------------|-------------|-------------|------|
| 0x2C (0x4C) | SPIE | SPE | DORD | MSTR | CPOL | CPHA | SPR1 | SPR0 | SPCR |
| Read/Write | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | |
| Initial Value | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | |

CPOL: Clock Polarity

When this bit is written to one, **SCK** is high when idle. When **CPOL** is written to zero, **SCK** is low when idle.

Table 18-3. CPOL Functionality

| CPOL | Leading Edge | Trailing Edge |
|------|--------------|---------------|
| 0 | Rising | Falling |
| 1 | Falling | Rising |

Configuring SPI

SPCR – SPI Control Register

| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | |
|---------------|-------------|------------|-------------|-------------|-------------|-------------|-------------|-------------|------|
| 0x2C (0x4C) | SPIE | SPE | DORD | MSTR | CPOL | CPHA | SPR1 | SPR0 | SPCR |
| Read/Write | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | |
| Initial Value | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | |

CPHA: Clock Phase

The settings of the Clock Phase bit (**CPHA**) determine if data is sampled on the leading (first) or trailing (last) edge of **SCK**.

Table 18-4. CPHA Functionality

| CPHA | Leading Edge | Trailing Edge |
|------|--------------|---------------|
| 0 | Sample | Setup |
| 1 | Setup | Sample |

Configuring SPI

SPCR – SPI Control Register

| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | |
|---------------|-------------|------------|-------------|-------------|-------------|-------------|-------------|-------------|------|
| 0x2C (0x4C) | SPIE | SPE | DORD | MSTR | CPOL | CPHA | SPR1 | SPR0 | SPCR |
| Read/Write | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | |
| Initial Value | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | |

SPR1, SPR0: SPI Clock Rate Select 1 and 0

These two bits control the **SCK** rate of the device configured as a Master. **SPR1** and **SPR0** have no effect on the Slave. See data sheet for relationship between these bits and clock frequency.

| SPI2X | SPR1 | SPR0 | SCK Frequency |
|-------|------|------|---------------|
| 0 | 0 | 0 | $f_{osc}/4$ |
| 0 | 0 | 1 | $f_{osc}/16$ |
| 0 | 1 | 0 | $f_{osc}/64$ |
| 0 | 1 | 1 | $f_{osc}/128$ |
| 1 | 0 | 0 | $f_{osc}/2$ |
| 1 | 0 | 1 | $f_{osc}/8$ |
| 1 | 1 | 0 | $f_{osc}/32$ |
| 1 | 1 | 1 | $f_{osc}/64$ |

SPI

... more information and configuration examples:


**See ATmega88PA
datasheet**

ES with SPI - Example

Dual-Channel Voltmeter with LCD

Low-Cost, 2-Channel, ± 14 -Bit Serial ADCs

MAX110/MAX111



Embedded Systems, ECE:3360. The University of Iowa, 2019

Serial Interconnect Busses 91

Interface MAX110, MAX111





Figure 7. Common Serial-Interface Connections



- Output data from the ADC is clocked out on SCLK's falling edge and should be read on SCLK's rising edge.
- Input data to the ADC at DIN is clocked in on SCLK's rising edge.

- SPI ... Serial Peripheral Interface – Requires CPU Intervention
- QSPI ... Queued Serial Peripheral Interface – Does not require CPU Intervention

Embedded Systems, ECE:3360. The University of Iowa, 2019

Serial Interconnect Busses 92

Interface MAX110, MAX111




Figure 8a. SPI/MICROWIRE-Interface Timing

Interface MAX110, MAX111




Figure 8b. QSPI Serial-Interface Timing

Interface MAX110, MAX111

Table 1. Input Control-Word Bit Map

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|-------|----|----|-------|-------|-------|-------|-----|-----|----|----|-----|-----|-----|-----|----|
| NO-OP | NU | NU | CONV4 | CONV3 | CONV2 | CONV1 | DV4 | DV2 | NU | NU | CHS | CAL | NUL | PDX | PD |



First bit clocked in.

| BIT | NAME | DESCRIPTION |
|--------------|-------------|--|
| 15 | NO-OP | If this bit is a logic high, the remaining 15 LSBs are transferred to the control register and a new conversion begins when \overline{CS} returns high. If this bit is set low, the control word is not passed to the control register, the ADC configuration remains unchanged, and no new conversion begins when \overline{CS} returns high. |
| 5, 6, 13, 14 | NU | Used for test purposes only. Set these bits low. |
| 9–12 | CONV1–CONV4 | Conversion Time Control Bits. See Table 4. |
| 7, 8 | DV2, DV4 | XCLK to Oversampling Cock Ratio Control Bits. See Table 5. |
| 4 | CHS | Input Channel Select. A logic high selects channel 2 (IN2+ and IN2-), while a logic low selects channel 1 (IN1+ and IN1-). See Tables 2 and 3. |
| 3 | CAL | Gain-Calibration Bit. A logic high selects gain-calibration mode. See Table 3. |
| 2 | NUL | Internal Offset-Null Bit. A logic high selects offset-null mode. See Table 3. |
| 1 | PDX | Oscillator Power-Down. Set this bit high to power down the RC oscillator. |
| 0 | PD | Analog Power-Down. Set this bit high to power down the analog section. |

MAX111 – Grounding

- Board layout and grounding is important for ADC performance!




Figure 10b. MAX111 Power-Supply Grounding Connections

MAX111 – Application Example




Figure 11. Weigh Scale Application

... EOL