# **Embedded Systems**

### Interfacing 5V and sub-5V ICs




Embedded Systems, ECE:3360. The University of Iowa, 2018

Serial Interconnect Busses

## Low (<5V) Supply Voltage ICs


- Driving factors:
  - Ever increasing need for processing speed
     →reduction in size of transistors
  - Up-integration at cheaper cost → smaller geometries.
  - Reduction in power consumption (less heat, smaller battery size, ...)
- Reduced transistor size → reduction in the transistor breakdown voltage → reduction in supply voltage
- 3.3V, 1.8V, or even 0.8V ICs

Embedded Systems, ECE:3360. The University of Iowa, 2018



## Mixed Voltage Systems

- Ideal case: same supply voltage level for whole system (e.g., 3.3V)
- However, transition from 5V to sub-5V (e.g., 3.3V) systems is gradually → mixed design
- Issues to consider:
  - Translating analog signals across the 3.3V/5V or 5V/3.3V barrier (motivation on whiteboard!)
  - Potential logic level translation
  - Powering the 3.3V systems



Note that we assume a 3.3V supply for sub-5V system. However, most techniques work equally well for other supply voltages with the appropriate modifications.

interconnect busses 4

## Powering 3.3V Systems from 5V

- The sub-5V system needs its own regulated power supply
- Several options including:

Example - Power Supply Comparison

Method	VREG	ΙQ	Eff.	Size	Cost	Transient Response
Zener Shun Reg.	10% Typ	5 mA	60%	Sm	Low	Poor
Series Linear Reg.	0.4% Typ	1 μA to 100 μA	60%	Sm	Med	Excellent
Switching Buck Reg.	0.4% Typ	30 µA to 2 mA	93%	Med to Lrg	High	Good


+5V R1 PIC\*MCU

470Ω

D1 F C1 0.1 μF

Vss

Figure 1-1: LDO Voltage Regulator



Embedded Systems, ECE:3360. The University of Iowa, 2018

Serial Interconnect Busses 5

## 3.3V Output → 5V Input

- Direct Connect:
- Works only if the following 2 requirements are met:
  - The  $V_{\text{OH}}$  of the 3.3V output is greater than the  $V_{\text{IH}}$  of the 5V input
  - The  $\rm V_{OL}$  of the 3.3V output is less than the  $\rm V_{IL}$  of the 5V input
- Example: interfacing a 3.3V LVCMOS output to a 5V TTL input

Input/Output Thresholds


	Vон min	Vol max	V <sub>IH</sub> min	VIL max	
5V TTL	2.4V	0.5V	2.0V	0.8V	
3.3V LVTTL	2.4V	0.4V	2.0V	0.8V	
5V CMOS	4.7V (Vcc-0.3V)	0.5V	3.5V (0.7xVcc)	1.5V (0.3xVcc)	
3.3V LVCMOS	3.0V (Vcc-0.3V)	0.5V	2.3V (0.7xVcc)	1.0V (0.3xVcc)	

Embedded Systems, ECE:3360. The University of Iowa, 2018

## 3.3V Output → 5V Input

- MOSFET Translator:
- · Works as an inverter!
- When selecting the value for R1, there are two parameters that need to be considered:
  - the switching speed of the input and
  - the current consumption through R1

#### **MOSFET Translator**




Embedded Systems, ECE:3360. The University of Iowa, 2018

Serial Interconnect Busses 7


## 3.3V Output → 5V Input

- Voltage Comparator:
- The basic operation of the comparator is as follows:
  - When the voltage at the non-inverting (+) input is greater than that at the non-inverting (-) input, the output of the comparator is in a high state.
  - When the voltage at the inverting (-) input is greater than that at the non-inverting (+) input, the output of the comparator swings to Vss (low).
- Allows to preserve polarity

**Comparator Translator** 



Op Amp as a Comparator




Embedded Systems, ECE:3360. The University of Iowa, 2018

### 5V Output → 3.3V Input


- Typically, a direct connection is problematic in most cases (→ example on whiteboard)
- Some devices have 5V tolerant inputs:

Figure 9-1: 5V Tolerant Input




- Resistor divider:
- There is a trade-off between:
  - power dissipation
  - and transition times

Resistive Interface Equivalent Circuit





Embedded Systems, ECE:3360. The University of Iowa, 2018


Serial Interconnect Busses 9



• More options:








Embedded Systems, ECE:3360. The University of Iowa, 2018

### $5V \leftarrow \rightarrow 3.3V$ Conversion for SPI

- Communication between devices (e.g., MCU to peripheral) is most often done by either SPI or I2C.
- For SPI, it may be appropriate to use unidirectional level translators:



Note that translators for 3.3V to 5V and 5V to 3.3V are needed!

Embedded Systems, ECE:3360. The University of Iowa, 2018

Serial Interconnect Busses 11

## CMOS Voltage Level Shifter – Unidirectional

#### intersil

### CD40109BMS

December 1992

#### CMOS Quad Low-to-High Voltage Level Shifter

#### Features

- High Voltage Type (20V Rating)
- Independence of Power Supply Sequence Consideration
   VCC can Exceed VDD
- Input Signals can Exceed Both VCC and VDD
  Up and Down Level Shifting Capability
- Three-State Outputs with Separate Enable Controls
- 100% Tested for Quiescent Current at 20V
- 5V, 10V and 15V Parametric Ratings
- 5V, 10V and 15V Parametric Ratings
- Maximum Input Current of 1µA at 18V Over Full Package Temperature Range; 100nA at 18V and +25°C
- Noise Margin (Over Full Package/Temperature Range)
- 1V at VCC = 5V, VDD = 10V - 2V at VCC = 10V, VDD = 15V
- Standardized Symmetrical Output Characteristics
- Meets All Requirements of JEDEC Tentative Standard No. 13B, "Standard Specifications for Description of 'B' Series CMOS Devices"

#### Applications

- High or Low Level Shifting with Three-State Outputs for Unidirectional or Bidirectional Bussing
- Isolation of Logic Subsystems Using Separate Powe Supplies from Supply Sequencing, Supply Loss and Supply Regulation Considerations

#### Description

CD40109BMS contains four low-to-high voltage level shifting circuits. Each circuit will shift a low voltage digital logic input signal (A, B, C, D) with logical 1 = VCC and logical 0 = VSS to a higher voltage output signal (E, F, G, H) with logical 1 = VDD and logical 0 = VSS.

The CD40198BMS, unlike other low-to-high level shifting circuits, does not require the presence of the high voltage supply (VDD) before the application of either the low voltage supply (VCD) or the input signals. There are no restrictions on the sequence of application of VDD, VCC, or the input signals in addition, with one exception there are no restrictions on the relative magnitudes of the supply voltages or input signals within the device maximum ratings, provided that the input signal swings between VSS and at least O-VCC; VCD C may exceed VDD, and input signals may exceed VCC and VDD. When operated in the mode VCC > VDD, the CD40109BMS will operate as a high-to-low level shifter.

The CD40109BMS also features individual three-state output capability. A low level on any of the separately enabled three-state output controls produces a high impedance state in the corresponding output.


The CD40109BMS is supplied in these 16-lead outline packages:


Braze Seal DIP H4T Frit Seal DIP H1E Ceramic Flatpack H6W

#### Functional Diagram




Embedded Systems, ECE:3360. The University of Iowa, 2018





### 5V ← → 3.3V Conversion for I2C


• One option is to use suitable n-channel MOSFETs:




- Explanation on whiteboard!
- This approach can also be used for other applications than I2C (e.g., SPI, ...)!
- MOSFET must have V<sub>GS(th)</sub> < VDD1 < VDD2</li>

TYPE	V <sub>GS(th)</sub>	R <sub>DS(on)</sub>	Ciss	Package
BSN10	min. 0.4V max. 1.8V	25 Ohm (typ)	15 pF	TO-92
BSN20	min. 0.4V max. 1.8V	25 Ohm (typ)	15 pF	SOT23
BSS83	min. 0.1V max. 2.0V	70 Ohm (typ)	1.5 pF (typ)	SOT143
BSS88	min. 0.4V max. 1.2V	15 Ohm	50 pF (typ)	TO-92

Bidirectional Voltage Level Converter with MOSFET FAIRCHILD ΔVgser ΔT<sub>J</sub> 
$$\begin{split} &V_{OS} = 10 \ V, &I_{D} = 0.22 \ A \\ &V_{OS} = 4.5 \ V, &I_{D} = 0.22 \ A \\ &V_{GS} = 10 \ V, &I_{D} = 0.22 \ A, &I_{J} = 125 ^{\circ} C \\ &V_{OS} = 10 \ V, &V_{OS} = 5 \ V \end{split}$$
Ω **BSS138** N-Channel Logic Level Enhancement Mode Field E On-State Drain Current 0.2 0.12 0.5 grs I<sub>D</sub> = 0.22 A 0.22 A, 50 V. R<sub>05/0N</sub> = 3.5Ω @ V<sub>08</sub> = 10 V  $R_{OS(ON)} = 6.0\Omega @ V_{OS} = 4.5 \ V$ • High density cell design for extremely low  $R_{OI}$ Rugged and Reliable Absolute Maximum Ratings Ta-25/C un Embedded Systems, ECE:3360. The University of Iowa, 2018 Serial Interconnect Busses 16





### Discussion - Mixed Voltage Design

Email: "We are planning on using the Atmega88 development board to verify communication with an accelerometer and test our code.

The accelerometer we plan on using is powered with a 3.3v supply. To communicate between the micro-controller and the sensor we want to operate the micro-controller on 3.3V to make this issue easier to handle. However, the way we want to verify that our accelerometer is doing what we wish is through a RS232 serial output.

The MAX232 IC is supplied from 5V and if we wanted to use the ATmega88 development board's 3.3V regulator we would need to replace that component to a MAX3232 in order to use the RS232 serial output. The ESC shop does not sell this component, and it might be too late in the game to order this through Digit-Key because we wouldn't receive the component until late this week and we want to start developing software now.

Do you have and suggestions for us on how to communicate with micro-controller and how we can go about verifying that the accelerometer is working the way we want?"

Embedded Systems, ECE:3360. The University of Iowa, 2018

Serial Interconnect Busses 19

... EOL

Embedded Systems, ECE:3360. The University of Iowa, 2018