Embedded Systems

Lecture 11 Interrupts




Embedded Systems, ECE:3360. The University of Iowa, 2019


Interrupts Slide 1

Interrupts

- One way to think of interrupts is that they are hardwaregenerated function calls
- Internal Hardware
 - When timer rolls over, then call a routine that blinks an LED
 - When built-in A/D converter is done converting, call a routine that manipulates the result
- External Hardware
 - When the voltage level on a I/O pin changes, call a routine that turns a motor
 - When the USART (Universal Synchronous Asynchronous Receiver Transmitter) <u>receives a bit</u>, call a routine that stores the bit, etc.
- The routines that are called when an interrupt occurs are called *Interrupt Service Routines* (ISRs)

Embedded Systems, ECE:3360. The University of Iowa, 2019





External Interrupts on ATmega88PA

10.1 Sleep Modes

Figure 9-1 on page 26 presents the different clock systems in the ATmega48A/PA/88A/PA/168A/PA/328/P, and their distribution. The figure is helpful in selecting an appropriate sleep mode. Table 10-1 shows the different sleep modes, their wake up sources BOD disable ability.⁽¹⁾

Note: 1. BOD disable is only available for ATmega48PA/88PA/168PA/328P.

Table 10-1. Active Clock Domains and Wake-up Sources in the Different Sleep Modes.

	Α	Active Clock Domains				Oscil	Oscillators Wake-up Sources								
Sleep Mode	clkopu	СКглаян	CIK _{IO}	Clk _{ADC}	CIKASY	Main Clock Source Enabled	Timer Oscillator Enabled	INT1, INT0 and Pin Change	TWI Address Match	Timer2	SPWEEPROM Ready	ADC	WDT	Other VO	Software BOD Disable
Idle			Х	Х	х	Х	X ⁽²⁾	х	Х	Х	х	х	х	Х	
ADC Noise Reduction				х	х	х	X ⁽²⁾	X ⁽³⁾	х	X ⁽²⁾	х	х	х		
Power-down								X ⁽³⁾	Х				х		х
Power-save					х		X ⁽²⁾	X ⁽³⁾	Х	х			х		х
Standby ⁽¹⁾						Х		X ⁽³⁾	х				х		х
Extended Standby					X ⁽²⁾	х	X ⁽²⁾	X ⁽³⁾	х	х			х		х

Notes: 1. Only recommended with external crystal or resonator selected as clock source.
2. If Timer/Counter2 is running in asynchronous mode.
3. For INT1 and INT0, only level interrupt.

Embedded Systems, ECE:3360. The University of Iowa, 2019

Interrupts Slide 5

Table 11-2.	Reset and	Interrupt	Vantore in	ATmon	MOODA
Table 11-2.	reset and	memuoi	vectors ii	I Al meu	100FA

Vector No.	Program Address ⁽²⁾	Source	Interrupt Definition				
1 0x000 ⁽¹⁾		RESET	External Pin, Power-on Reset, Brown-out Reset and Watchdog System Reset				
2	0x001	INT0	External Interrupt Request 0				
3	0x002	INT1	External Interrupt Request 1				
4	0x003	PCINT0	Pin Change Interrupt Request 0				
5	0x004	PCINT1	Pin Change Interrupt Request 1				
6	0x005	PCINT2	Pin Change Interrupt Request 2				
7	0x006	WDT	Watchdog Time-out Interrupt				
8	0x007	TIMER2 COMPA	Timer/Counter2 Compare Match A				
9	0x008	TIMER2 COMPB	Timer/Counter2 Compare Match B				
10	0x009	TIMER2 OVF	Timer/Counter2 Overflow				
11	0x00A	TIMER1 CAPT	Timer/Counter1 Capture Event				
12	0x00B	TIMER1 COMPA	Timer/Counter1 Compare Match A				
13	0x00C	TIMER1 COMPB	Timer/Coutner1 Compare Match B				
14	0x00D	TIMER1 OVF	Timer/Counter1 Overflow				

Embedded Systems, ECE:3360. The University of Iowa, 2019

15	0x00E	TIMER0 COMPA	Timer/Counter0 Compare Match A
16	0x00F	TIMER0 COMPB	Timer/Counter0 Compare Match B
17	0x010	TIMER0 OVF	Timer/Counter0 Overflow
18	0x011	SPI, STC	SPI Serial Transfer Complete
19	0x012	USART, RX	USART Rx Complete
20	0x013	USART, UDRE	USART, Data Register Empty
21	0x014	USART, TX	USART, Tx Complete
22	0x015	ADC	ADC Conversion Complete
23	0x016	EE READY	EEPROM Ready
24	0x017	ANALOG COMP	Analog Comparator
25	0x018	TWI	2-wire Serial Interface
26	0x019	SPM READY	Store Program Memory Ready

Embedded Systems, ECE:3360. The University of Iowa, 2019

Interrupts Slide 7


Interrupt - Priority


The interrupts have priority in accordance with their Interrupt Vector position.
→ The lower the Interrupt Vector address, the higher the priority.


Table 11-2. Reset and Interrupt Vectors in ATmega88PA


Program Vector No. Address ⁽²⁾		Source	Interrupt Definition			
1	0x000 ⁽¹⁾	RESET	External Pin, Power-on Reset, Brown-out Reset and Watchdog System Reset			
2	0x001	INT0	External Interrupt Request 0			
3	0x002	INT1	External Interrupt Request 1			
4	0x003	PCINT0	Pin Change Interrupt Request 0			
5	0x004	PCINT1	Pin Change Interrupt Request 1			
6	0x005	PCINT2	Pin Change Interrupt Request 2			
7	0x006	WDT	Watchdog Time-out Interrupt			
8	0x007	TIMER2 COMPA	Timer/Counter2 Compare Match A			
9	0x008	TIMER2 COMPB	Timer/Counter2 Compare Match B			
10	0x009	TIMER2 OVF	Timer/Counter2 Overflow			
11	0x00A	TIMER1 CAPT	Timer/Counter1 Capture Event			
12	0x00B	TIMER1 COMPA	Timer/Counter1 Compare Match A			
13	0x00C	TIMER1 COMPB	Timer/Coutner1 Compare Match B			
14	0x00D	TIMER1 OVF	Timer/Counter1 Overflow			
15	0x00E	TIMERO COMPA	Timer/Counter0 Compare Match A			
16	0x00F	TIMERO COMPB	Timer/Counter0 Compare Match B			
17	0x010	TIMERO OVF	Timer/Counter0 Overflow			
18	0x011	SPI, STC	SPI Serial Transfer Complete			
19	0x012	USART, RX	USART Rx Complete			
20	0x013	USART, UDRE	USART, Data Register Empty			
21	0x014	USART, TX	USART, Tx Complete			
22	0x015	ADC	ADC Conversion Complete			
23	0x016	EE READY	EEPROM Ready			
24	0x017	ANALOG COMP	Analog Comparator			
25	0x018	TWI	2-wire Serial Interface			
26	0x019	SPM READY	Store Program Memory Ready			


Embedded Systems, ECE:3360. The University of Iowa, 2019



































Interrupt-Driven Programming In some programs, the main program configures the controller and interrupts, and then enters the main loop that does nothing. The real work is done by the ISR(s) when it/they is/are triggered Interrupt [EXT_INT0] void ext_int_isr(void) PORTC = PORTC ^ 0x01; // Toggle LSB of PORT C void main(void) // Port C LSB is output DDRC = 0x01; EIMSK = 0×01 ; // Enable INTO EICRA = 0x02; // INTO on falling edge #asm("sei"); // Enable interrupts while(1) // Loop forever Note: for simplicity the ISR does not show all the required house-keeping: saving **SREG** etc. Embedded Systems, ECE:3360. The University of Iowa, 2019 Interrupts Slide 22

Important Considerations I

ISRs should return with an RETI and not RET instruction...

The **sei** and **cli** instructions globally enable/disable all interrupts by setting/clearing the Global Interrupt Flag (I) in **SREG** (Status Register).

Unless disabled by ${\bf cli}$, interrupts can in principle occur any time, so one has to structure program to account for this.

Related to previous point – generally speaking, <u>ISRs should save and restore resources they use</u> \rightarrow do their work as transparently as possible

Generally, ISR should be fast – do one simple task as fast as possible. Be careful about implied delays.

```
Interrupt [TMR0] void tmr0_int_isr(void)
{
    printf("%d",n); // Print something
}
```

The ISR is one line, but the C printf function is hugely complex and quite long, so this ISR does NOT meet the fast criteria...

Embedded Systems, ECE:3360. The University of Iowa, 2019

Interrupts Slide 23

Important Considerations II

Once enabled, ISRs can occur at any time in the program. Programmers should structure the main program flow accordingly and plan for interrupts at any time.

Since ISRs can occur at any time in the program, the <u>ISR should guard against side effects</u> and save and restore registers they use.

Protect sections of code that must not be interrupted using cli and sei:

```
cli ; Turn off all interrupts
; Code that should not be interrupted
; goes here
sei ; Enable interrupts
...
```

Code that should not be interrupted is called a **critical section**.

What constitutes a critical section? This depends on the specific application. An embedded system may generate precise pulse (PWM for servo control) and have a button for user input. A critical section in this case may be a section of code where the PWM hardware or timers are reloaded, and one does not want to interrupt because a user presses the button to perform some non-critical task such as turning on the backlight on an LCD display.

Embedded Systems, ECE:3360. The University of Iowa, 2019

```
Interrupt-Driven Programming
Interrupt [EXT_INT0] void ext_int_isr(void)
                                                                 Triggered when RPG changes
                                                                 the pin it is connected to.
   // Get RPG State
Interrupt [EXT_INT1] void ext_int_isr(void)
   // Process push button
Interrupt [TMR0] void tmr0_int_isr(void)
   PORTC = PORTC ^ 0x01; // Toggle LSB of PORT C
                             // reload timer
void main(void)
   DDRC = 0x01; // Port C LSB is output
EIMSK = 0x01; // Enable INT0
   EICRA = 0x02; // INTO on falling edge
   #asm("sei"); // Enable interrupts
   while(1)
                                                                 Note: for simplicity the ISRs does not
                   // Loop forever
                                                                show all the required house-keeping: saving SREG etc.
                   Embedded Systems, ECE:3360. The University of Iowa, 2019
                                                                                  Interrupts Slide 25
```

```
Interrupt-Driven Programming
Interrupt [EXT_INT0] void ext_int_isr(void)
   // Get RPG State
Interrupt [EXT_INT1] void ext_int_isr(void)
                                                                    Triggered when user presses
   // Process push button
Interrupt [TMR0] void tmr0_int_isr(void)
   PORTC = PORTC ^{\circ} 0x01; // Toggle LSB of PORT C
                                // reload timer
   TCNT0 = 125;
void main(void)
   DDRC = 0x01; // Port C LSB is output
   EIMSK = 0x01; // Enable INT0
EICRA = 0x02; // INT0 on falling edge
#asm("sei"); // Enable interrupts
   while(1)
                                                                    Note: for simplicity the ISRs does not
                        // Loop forever
                                                                    show all the required house-keeping:
                                                                    saving SREG etc.
                    Embedded Systems, ECE:3360. The University of Iowa, 2019
                                                                                      Interrupts Slide 26
```


```
Interrupt-Driven Programming
Interrupt [EXT_INT0] void ext_int_isr(void)
   // Get RPG State
Interrupt [EXT_INT1] void ext_int_isr(void)
   // Process push button
Interrupt [TMR0] void tmr0_int_isr(void)
                                                               Triggered when timer that
   PORTC = PORTC ^ 0x01; // Toggle LSB of PORT C
                                                               generates square wave rolls
                             // reload timer
                                                               over
void main(void)
   DDRC = 0x01; // Port C LSB is output
EIMSK = 0x01; // Enable INT0
   EICRA = 0x02; // INTO on falling edge
   #asm("sei"); // Enable interrupts
   while(1)
                                                               Note: for simplicity the ISRs does not
                     // Loop forever
                                                               show all the required house-keeping:
                                                               saving SREG etc.
                   Embedded Systems, ECE:3360. The University of Iowa, 2019
                                                                                Interrupts Slide 27
```

Interrupt-Driven Programming Interrupt [EXT_INT0] void ext_int_isr(void) // Get RPG State Interrupt [EXT_INT1] void ext_int_isr(void) // Process push button Interrupt [TMR0] void tmr0_int_isr(void) PORTC = PORTC $^{\circ}$ 0x01; // Toggle LSB of PORT C TCNT0 = 125;// reload timer void main(void) DDRC = 0x01; // Port C LSB is output EIMSK = 0x01; // Enable INTO EICRA = 0x02; // INTO on falling edge #asm("sei"); // Enable interrupts Configure while(1) Note: for simplicity the ISRs does not // Loop forever show all the required house-keeping: saving SREG etc. Embedded Systems, ECE:3360. The University of Iowa, 2019 Interrupts Slide 28


```
Interrupt-Driven Programming
                                                                                Note: for simplicity the ISRs does not show all the required house-keeping:
Interrupt [EXT_INT0] void ext_int_isr(void)
                                                                                saving SREG etc.
    // Get RPG State
Interrupt [EXT_INT1] void ext_int_isr(void)
    // Process push button
Interrupt [TMR0] void tmr0_int_isr(void)
   PORTC = PORTC ^ 0x01; // Toggle LSB of PORT C
TCNT0 = 125; // reload timer
void main(void)
   DDRC = 0x01; // Port C LSB is output
EIMSK = 0x01; // Enable INTO
EICRA = 0x02; // INTO on falling edge
#asm("sei"); // Enable interrupts
   while(1)
                                                                                Wait for interrupts
                  // Loop forever
                        Embedded Systems, ECE:3360. The University of Iowa, 2019
                                                                                                     Interrupts Slide 29
```

Using a Timer Overflow Interrupt to Generate Square Waves Embedded Systems, ECE:3360. The University of Iowa, 2019 Interrupts Slide 30


```
Assume we want to use timer 0 to generate a square wave on PC5, using interrupts.
        * Set timer up to generate an interrupt when it overflows
        * In the ISR toggle output pin PC5
        * Reload the timer 0 with the required start value
         * Set up ISR jump table/vector
        * Global enable interrupts
                                                       Can name this anything, but it makes
***********************************
                                                       sense to use same naming
                                                       conventions as in AVR documentation
;; Timer 0 Overflow interrupt ISR
tim0_ovf:
   push r25
   in
          r25, sreg
   push r25
   sbi PINC,5
                        ; Toggle PORTC,5
   ldi
          r25,201
                         ; Reload counter
          TCNT0,r25
   out
          r25
   pop
   out
          sreg,r25
   pop
          r25
                                                                   Note: This ISRs does the required
   reti
                                                                   house-keeping: save SREG and
                  Embedded Systems, ECE:3360. The University of Iowa, 2019
                                                                                   Interrupts Slide 31
```



```
Assume we want to use timer 0 to generate a square wave on PC5, using interrupts.
        * Set timer up to generate an interrupt when it overflows
        * In the ISR toggle output pin PC5
        * Reload the timer 0 with the required start value
        * Set up ISR jump table/vector
        * Global enable interrupts
Note how we toggle PC5 by writing 1 to PINC,5
;; Timer 0 Overflow interrupt ISR
tim0_ovf:
   push r25
         r25, sreg
   in
   push r25
   sbi PINC,5
                       ; Toggle PORTC,5
   ldi
          r25,201
                        ; Reload counter
          TCNT0,r25
   out
          r25
   pop
   out
          sreg,r25
   pop
          r25
                                                                 Note: This ISRs does the required
                                                                 house-keeping: save SREG and
   reti
                 Embedded Systems, ECE:3360. The University of Iowa, 2019
                                                                                 Interrupts Slide 33
```



```
Assume we want to use timer 0 to generate a square wave on PC5, using interrupts.
        * Set timer up to generate an interrupt when it overflows
        * In the ISR toggle output pin PC5
        * Reload the timer 0 with the required start value
        * Set up ISR jump table/vector
        * Global enable interrupts
;; Timer 0 Overflow interrupt ISR
tim0_ovf:
                                                       Restore SREG
   push r25
                                                       and R25
         r25, sreg
   in
   push r25
   sbi PINC,5
                       ; Toggle PORTC
   ldi
         r25,201
                       ; Reload counter
         TCNT0,r25
   out
         r25
   pop
         sreg,r25
   out
   pop
          r25
                                                              Note: This ISRs does the required
                                                               house-keeping: save SREG and
                 Embedded Systems, ECE:3360. The University of Iowa, 2019
                                                                              Interrupts Slide 35
```



```
;; Shows how to use timer 0 overflow interrupt.
.include "m88padef.inc"
.org 0x00
                 ; PC points here after power up,
                                                         PC points here at reset. Jump
                 ; hardware reset, WDT timeout
 rjmp reset
                                                         to main loop
 org 0x010
                 ; PC points here on timer 0
  rjmp tim0 ovf ; over flow interrupt
                  ; Just past the last ISR vector
.org 0x1a
                  ; on ATmega88PA (see docs)
reset:
; Configure PC5 as output, used for LED.
   sbi DDRC,5
; Enable overflow interrupt on 8-bit timer 0.
  lds r24,TIMSK0
ori r24,0x01
                        ; Overflow interrupt enable
   sts TIMSKO,r24
; Turn timer 0 on, use system clock, prescaled with
; 256 => increment at (8 MHz)/256
   ldi r24.0x04
   out TCCR0B,r24
; Enable interrupts and enter main loop.
   sei
main:
   rjmp main
                                                                       Interrupts Slide 37
```

```
;; Shows how to use timer 0 overflow interrupt.
.include "m88padef.inc"
.cseg
.org 0x00
                 ; PC points here after power up,
  rjmp reset ; hardware reset, WDT timeout
.org 0x010
                ; PC points here on timer 0
                                                          Timer 0's slot in the ISR vector
                                                          table. Place an rjmp there to
 rjmp tim0_ovf ; over flow interrupt
                                                          the rest of the ISR code
.org 0x1a
                 ; Just past the last ISR vector
                 ; on ATmega88PA (see docs)
reset:
; Configure PC5 as output, used for LED.
  sbi DDRC,5
; Enable overflow interrupt on 8-bit timer 0.
  lds r24,TIMSK0
  ori
        r24,0x01
                       ; Overflow interrupt enable
       TIMSKO,r24
  sts
; Turn timer 0 on, use system clock, prescaled with
; 256 => increment at (8 MHz)/256
       r24,0x04
  out TCCR0B,r24
; Enable interrupts and enter main loop.
main:
   rjmp main
                 Embedded Systems, ECE:3360. The University of Iowa, 2019
                                                                        Interrupts Slide 38
```


```
;; Shows how to use timer 0 overflow interrupt.
.include "m88padef.inc"
.org 0x00
                 ; PC points here after power up,
                ; hardware reset, WDT timeout
  rjmp reset
                ; PC points here on timer 0
.org 0x010
  rjmp tim0_ovf; over flow interrupt
                  ; Just past the last ISR vector
.org 0x1a
                                                          0x1a is the address just beyond
                  ; on ATmega88PA (see docs)
reset:
                                                          the last ISR vector on the
                                                          ATmega88PA
; Configure PC5 as output, used for LED.
  sbi DDRC,5
; Enable overflow interrupt on 8-bit timer 0.
  lds r24,TIMSK0
ori r24,0x01
                        ; Overflow interrupt enable
  sts TIMSKO,r24
; Turn timer 0 on, use system clock, prescaled with
; 256 => increment at (8 MHz)/256
  ldi r24.0x04
   out TCCR0B,r24
; Enable interrupts and enter main loop.
  sei
main:
   rjmp main
                 Embedded Systems, ECE:3360. The University of Iowa, 2019
                                                                         Interrupts Slide 39
```


```
;; Shows how to use timer 0 overflow interrupt.
.include "m88padef.inc"
.cseg
.org 0x00
                 ; PC points here after power up,
  rjmp reset ; hardware reset, WDT timeout
.org 0x010
                ; PC points here on timer 0
  rjmp tim0_ovf; over flow interrupt
.org 0x1a
                ; Just past the last ISR vector
                 ; on ATmega88PA (see docs)
reset:
; Configure PC5 as output, used for LED.
                                                        Start of program
  sbi DDRC,5
; Enable overflow interrupt on 8-bit timer 0.
  lds r24,TIMSK0
  ori
        r24,0x01
                       ; Overflow interrupt enable
       TIMSKO,r24
  sts
; Turn timer 0 on, use system clock, prescaled with
; 256 => increment at (8 MHz)/256
       r24,0x04
  out TCCR0B,r24
; Enable interrupts and enter main loop.
main:
   rjmp main
                Embedded Systems, ECE:3360. The University of Iowa, 2019
                                                                       Interrupts Slide 40
```


```
;; Shows how to use timer 0 overflow interrupt.
.include "m88padef.inc"
.org 0x00
                 ; PC points here after power up,
                 ; hardware reset, WDT timeout
  rjmp reset
                ; PC points here on timer 0
.org 0x010
  rjmp tim0_ovf; over flow interrupt
.org 0x1a
                  ; Just past the last ISR vector
reset:
                   ; on ATmega88PA (see docs)
; Configure PC5 as output, used for LED.
  sbi DDRC,5
; Enable overflow interrupt on 8-bit timer 0.
  lds r24,TIMSK0
ori r24,0x01
                        ; Overflow interrupt enable
                                                            Note the use of Ids and sts
  sts TIMSKO, r24
                                                            rather than in/out. This is
                                                            because the address of TMSK0
; Turn timer 0 on, use system clock, prescaled with
                                                           is outside the 0...63 address
                                                           range that in/out can handle.
; 256 => increment at (8 MHz)/256
  ldi r24.0x04
  out TCCR0B,r24
; Enable interrupts and enter main loop.
  sei
main:
   rjmp main
                 Embedded Systems, ECE:3360. The University of Iowa, 2019
                                                                           Interrupts Slide 41
```


```
;; Shows how to use timer 0 overflow interrupt.
.include "m88padef.inc"
.cseg
.org 0x00
                 ; PC points here after power up,
  rjmp reset ; hardware reset, WDT timeout
.org 0x010
                ; PC points here on timer 0
  rjmp tim0_ovf; over flow interrupt
.org 0x1a
                 ; Just past the last ISR vector
                 ; on ATmega88PA (see docs)
reset:
; Configure PC5 as output, used for LED.
  sbi DDRC,5
; Enable overflow interrupt on 8-bit timer 0.
  lds r24,TIMSK0
  ori
        r24,0x01
                       ; Overflow interrupt enable
       TIMSKO,r24
  sts
; Turn timer 0 on, use system clock, prescaled with
                                                         Configure timer
; 256 => increment at (8 MHz)/256
  ldi r24,0x04
out TCCR0B,r24
; Enable interrupts and enter main loop.
main:
   rjmp main
                 Embedded Systems, ECE:3360. The University of Iowa, 2019
                                                                        Interrupts Slide 42
```


```
;; Shows how to use timer 0 overflow interrupt.
.include "m88padef.inc"
.org 0x00
                 ; PC points here after power up,
                 ; hardware reset, WDT timeout
  rjmp reset
.org 0x010
                  ; PC points here on timer 0
  rjmp tim0_ovf; over flow interrupt
                  ; Just past the last ISR vector
.org 0x1a
reset:
                  ; on ATmega88PA (see docs)
; Configure PC5 as output, used for LED.
  sbi DDRC,5
; Enable overflow interrupt on 8-bit timer 0.
  lds r24,TIMSK0
        r24,0x01
                        ; Overflow interrupt enable
  sts TIMSK0,r24
; Turn timer 0 on, use system clock, prescaled with
; 256 => increment at (8 MHz)/256
  ldi r24,0x04
  out TCCR0B,r24
; Enable interrupts and enter main loop.
                                                          Turn on interrupts and enter
  sei
                                                          main loop
main:
   rjmp main
                 Embedded Systems, ECE:3360. The University of Iowa, 2019
                                                                         Interrupts Slide 43
```













Example - PIN Change Interrupts


- Q1: What configuration is need to enable PIN change interrupts on PD6, PB1, and PB2?
- Q2: What are the implications of using I/O lines PD6, PB1, and PB2 for PIN change interrupts?





→ Solution on whiteboard!

Embedded Systems, ECE:3360. The University of Iowa, 2019










ATmega88PA – 16bit Timer/Counter: 16bit Registers

- · Reading/writing requires using the TEMP register!
- Sequence of access to TCNT1H and TCNT1L registers is important! (→ also for 16bit OCR1A and OCR1B registers)
- Loading: 1) Rr → TCNT1H 2) Rr → TCNT1L
- Reading: 1) Rd ← TCNT1L 2) Rd ← TCNT1H
- · See datasheet or lecture notes for details!



27

ATmega88PA - 16bit Timer/Counter: Clock Source

Table 15-5. Clock Select Bit Description

CS12	CS11	CS10	Description
0	0	0	No clock source (Timer/Counter stopped).
0	0	1	clk _{VO} /1 (No prescaling)
0	1	0	clk _{I/O} /8 (From prescaler)
0	1	1	clk _{I/O} /64 (From prescaler)
1	0	0	clk _{I/O} /256 (From prescaler)
1	0	1	clk _{I/O} /1024 (From prescaler)
1	1	0	External clock source on T1 pin. Clock on falling edge.
1	1	1	External clock source on T1 pin. Clock on rising edge.

If external pin modes are used for the Timer/Counter1, transitions on the T1 pin will clock the counter even if the pin is configured as an output. This feature allows software control of the counting.

Q: Criteria for selection?

Embedded Systems, ECE:3360. The University of Iowa, 2019

Interrupts Slide 55


ATmega88PA - 16bit Timer/Counter: Modes


Table 15-4. Waveform Generation Mode Bit Description⁽¹⁾


Mode	WGM13	WGM12 (CTC1)	WGM11 (PWM11)	WGM10 (PWM10)	Timer/Counter Mode of Operation	ТОР	Update of OCR1x at	TOV1 Flag Set on
0	0	0	0	0	Normal	OXFFFF	Immediate	MAX
1	0	0	0	1	PWM, Phase Correct, 8-bit	0x00FF	TOP	воттом
2	0	0	1	0	PWM, Phase Correct, 9-bit	0x01FF	TOP	воттом
3	0	0	1	1	PWM, Phase Correct, 10-bit	0x03FF	TOP	воттом
4	0	1	0	0	стс	OCR1A	Immediate	MAX
5	0	1	0	1	Fast PWM, 8-bit	0x00FF	воттом	TOP
6	0	1	1	0	Fast PWM, 9-bit	0x01FF	воттом	TOP
7	0	1	1	1	Fast PWM, 10-bit	0x03FF	воттом	TOP
8	1	0	0	0	PWM, Phase and Frequency Correct	ICR1	воттом	воттом
9	1	0	0	1	PWM, Phase and Frequency Correct	OCR1A	воттом	воттом
10	1	0	1	0	PWM, Phase Correct	ICR1	TOP	воттом
11	1	0	1	1	PWM, Phase Correct	OCR1A	TOP	воттом
12	1	1	0	0	стс	ICR1	Immediate	MAX
13	1	1	0	1	(Reserved)	-	-	-
14	1	1	1	0	Fast PWM	ICR1	воттом	TOP
15	1	1	1	1	Fast PWM	OCR1A	воттом	TOP

Note: 1. The CTC1 and PWM11:0 bit definition names are obsolete. Use the WGM12:0 definitions. However, the functionality and location of these bits are compatible with previous versions of the timer.

CTC ... Clear Timer on Compare Match







Example - Utilization of 16-bit TC1 of ATmega88 in CTC Mode .org 0x0000 rjmp start Example: produce a 50 Hz square wave on PB1 .org 0x000B; rjmp TIMER1_COMPA (T_on=10ms; T_off=10ms) .org 0x001A ; Main program start sbi DDRB, 1; configure PB1 as output ;***************** ; configure 16-bit TCl of uC with 8MHz external clock .set delayN = 10000-1; count for 10 ms; see configuration below ldi R16, high(delayN); IMPORTANT load HIGH before LOW !!!! ---> use TEMP register ldi R16, low(delayN); sts OCRIAL, R16 ldi R16, (1<<OCIE1A); Output Compare A Match Interrupt Enable sts TIMSK1, R16 sei; global interrupt enable ldi R16, 0x00; configure CTC mode with clk_io/8 and sts TCCR1A, R16 ldi R16, (1<<WGM12)|(1<<CS11); start TC1 sts TCCR1B, R16 Embedded Systems, ECE:3360. The University of Iowa, 2019 Interrupts Slide 60

