


Embedded Systems

AVR Assembly Language Programming:

II) AVR instruction set



Inside an ASDL Modem/Router


AVR, ATmega88PA, ATtiny45, etc.

- **We will cover most of the AVR instructions**
- **Relevant Atmel documentation are under “Resources” on class website**

ATmega88 Memory Map

Some instructions are specific to certain memory areas

Use **SBR** and **CBR** to set and clear bits in general purpose registers




Embedded Systems, ECE:3360. The University of Iowa, 2019

Lecture 5-7, Slide 3

ATmega88 Memory Map

Some instructions are specific to certain memory areas

Use **LDI**, **MOV**, ... instruction for general purpose registers



Embedded Systems, ECE:3360. The University of Iowa, 2019

Lecture 5-7, Slide 4

AVR Instructions - I/O Registers

Syntax	Description	Example
cbi A, b	Clear Bit in I/O Register - Clears a specified bit in an I/O Register. This instruction operates on the lower 32 I/O Registers ($0 \leq A \leq 31$).	cbi 0x12, 3
sbi A, b	Set Bit in I/O Register - Sets a specified bit in an I/O Register. This instruction operates on the lower 32 I/O Registers ($0 \leq A \leq 31$).	sbi 0x16, 5
in Rd, A	Load an I/O Location to Register - Loads data from the I/O Space (Ports, Timers, Configuration Registers etc.) into register Rd in the Register File ($0 \leq A \leq 63$).	in R25, 0x16
out A, Rr	Store Register to I/O Location - Stores data from register Rr in the Register File to I/O Space (Ports, Timers, Configuration Registers, ...; $0 \leq A \leq 63$).	out 0x18, R16


Embedded Systems, ECE:3360. The University of Iowa, 2019

Lecture 5-7, Slide 5

Data (I/O) Addressing Modes - Direct


I/O - direct addressing

IN, OUT, ...



Data - direct addressing

LDS, STS, ...
[LDS (16bit), STS (16bit), ...]




Embedded Systems, ECE:3360. The University of Iowa, 2019

Lecture 5-7, Slide 6

Data Addressing Modes – Data Indirect


Data Indirect Addressing

e.g., LD Rd, X




Data Indirect Addressing with pre-decrement

e.g., LD Rd, -Y




Data Indirect Addressing with post-increment

e.g., LD Rd, Z+



Data Indirect Addressing with displacement

e.g., LDD Rd, Y+q ...



Embedded Systems, ECE:3360. The University of Iowa, 2019

Lecture 5-7, Slide 7

Example – What does this program do?

```
.cseg
.org 0
;-----
sbi 0x18,0
;-----
in R16, 0x18
ori R16,0b00000010
out 0x18, R16
;-----
lds R18,0x0038
ori R18,0b00000100
sts 0x0038,R18
;-----
ldi R26, 0x38
ldi R27, 0x00
LD R19, X
ori R19,0b00001000
ST X, R19
```

I/O Registers 0 to 31

I/O Registers 0 to 63

LDS – Load Direct from Data Space
Data space (register, I/O, (Ext.I/O), SRAM) 0 to 65535
STS – Store Direct to Data Space

Load Indirect from Data Space to Register using Index X
Data space (register, I/O, (Ext.I/O), SRAM) 0 to 65535
Store Indirect From Register to Data Space using Index X

Data Memory	
32 Registers	0x0000 - 0x001F
64 I/O Registers	0x0020 - 0x005F
Internal SRAM (128/256/512 x 8)	0x0060 - 0x00FF
ATtiny45	
Data Memory	
32 Registers	0x0000 - 0x001F
64 I/O Registers	0x0020 - 0x005F
160 Ext I/O Reg.	0x0060 - 0x00FF
Internal SRAM (512/1024/1024/2048 x 8)	0x0100 - 0x0FFF
ATmega88	

Embedded Systems, ECE:3360. The University of Iowa, 2019

Lecture 5-7, Slide 8

Quiz


What will be the result of the following program lines?

```
ldi r16, 0xF0
sts 0x0001, r16
```

Answer:
R01 \leftarrow 0xF0

```
ldi r16, 0xF0
out 0x07, r16
```

Answer:
ADMUX \leftarrow 0xF0
(see I/O register summary in DS)



AVR Instructions

Syntax	Description	Example
ldi Rd, K	Load Immediate - Loads an 8-bit constant directly to register (16 ≤ d ≤ 31)	ldi R28, 0x5F
clr Rd	Clear Register - This instruction performs an Exclusive OR between a register and itself. This will clear all bits in the register.	clr R18
ser Rd	Set all Bits in Register - Loads \$FF directly to register Rd.	ser R17
mov Rd, Rr	Copy Register - This instruction makes a copy of one register into another. The source register Rr is left unchanged, while the destination register Rd is loaded with a copy of Rr .	mov R0, R16

Example – Simple Loop

Example:

```
clr    r18    ; clear r18
loop:  inc    r18    ; increase r18
      ...
      cpi    r18,$50 ; Compare r18 to $50
      brne   loop
```

Examples

Example:

```
clr    r31    ; Clear Z high byte
ldi    r30,$F0 ; Set Z low byte to $F0
lpm                      ; Load constant from Program
                        ; memory pointed to by Z
```

Example 2:

Idi R23, ~((1<<2) | (1<<4) | (1<<7)) & 0x0F

What will be the content of R23?

R23 = 0x0B

Example – Look Up Table (Initialization)

```
.dseg
.org 0x0060 ; start in SRAM - ATtiny45
lut: .byte 4

.cseg
.org 0x0000

ldi r16, 0x0A ; initialize 1st byte of LUT
sts lut, r16

ldi r16, 0x15 ; initialize 2nd byte of LUT
sts lut+1, r16

ldi r16, 0x02 ; initialize 3rd byte of LUT
sts lut+2, r16

ldi r16, 0x42 ; initialize 4th byte of LUT
sts lut+3, r16

; ....
```

Data Memory	
32 Registers	0x0000 - 0x001F
64 I/O Registers	0x0020 - 0x005F
	0x0060
Internal SRAM (128/256/512 x 8)	0x0060 - 0x00FF
	0x0100 - 0x01FF
	0x0200 - 0x02FF
	0x0300 - 0x03FF
	0x0400 - 0x04FF
	0x0500 - 0x05FF
	0x0600 - 0x06FF
	0x0700 - 0x07FF
	0x0800 - 0x08FF
	0x0900 - 0x09FF
	0x0A00 - 0x0AFF
	0x0B00 - 0x0BFF
	0x0C00 - 0x0CFF
	0x0D00 - 0x0DFF
	0x0E00 - 0x0EFF
	0x0F00 - 0x0FFF

Example – Look Up Table (Initialization)

Memory 4

Memory: data IRAM Address: 0x0060

data 0x0060	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
data 0x0064	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
data 0x0068	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
data 0x006C	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
data 0x0070	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
data 0x0074	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
data 0x0078	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
data 0x007C	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
data 0x0080	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00	00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00

Call Stack Breakpoints Memory 4

Data Memory	
32 Registers	0x0000 - 0x001F
64 I/O Registers	0x0020 - 0x005F
	0x0060
Internal SRAM (128/256/512 x 8)	0x0060 - 0x00FF
	0x0100 - 0x01FF
	0x0200 - 0x02FF
	0x0300 - 0x03FF
	0x0400 - 0x04FF
	0x0500 - 0x05FF
	0x0600 - 0x06FF
	0x0700 - 0x07FF
	0x0800 - 0x08FF
	0x0900 - 0x09FF
	0x0A00 - 0x0AFF
	0x0B00 - 0x0BFF
	0x0C00 - 0x0CFF
	0x0D00 - 0x0DFF
	0x0E00 - 0x0EFF
	0x0F00 - 0x0FFF

Example – Look Up Table (Access)

```
; ....

ldi r26, low(lut)
ldi r27, high(lut)
ld r19, X+      ; read 1st byte of LUT
ld r19, X+      ; read 2nd byte of LUT
ld r19, X+      ; read 3rd byte of LUT
ld r19, X+      ; read 4th byte of LUT
```

Q: What will be the content of r26 and r27 after running this program?

Answer:

R26 = 0x64


R27 = 0x00

AVR Instructions

Syntax	Description	Example
sbr Rd, K	Set Bits in Register - Sets specified bits in register Rd . Performs the logical ORI between the contents of register Rd and a constant mask K and places the result in the destination register Rd . → not the same as SBI !	sbr R16, 3
cbr Rd, K	Clear Bits in Register - Clears the specified bits in register Rd . Performs the logical AND between the contents of register Rd and the complement of the constant mask K . The result will be placed in register Rd . → not the same as CBI !	cbr R16, 0xF0

Write a program that configures I/O lines PD7, PD6, PD3, and PD0 as output and make sure that pins PD7 and PD6 are set to 0.

```
in R16, DDRD
sbr R16, 0xC9
out DDRD, R16
in R17, PORTD
cbr R17, 0xC0
out PORTD, R17
```

(Bit-)Test & Branch Instructions

Embedded Systems, ECE:3360. The University of Iowa, 2019

AVR Compare/Test Instructions

CPI – Compare with Immediate

This instruction performs a compare between register **Rd** and a constant. The register is not changed. All conditional branches can be used after this instruction.

Example:

```
    cpi    r19,3    ; Compare r19 with 3
    brne   error    ; Branch if r19<>3
    ...
error:    nop                ; Branch destination (do nothing)
```

AVR Compare/Test Instructions

CP – Compare

This instruction performs a compare between two registers **Rd** and **Rr**. None of the registers are changed. All conditional branches can be used after this instruction.

Example:

```
    cp     r4,r19    ; Compare r4 with r19
    brne   noteq     ; Branch if r4 <> r19
    ...
noteq:    nop                ; Branch destination (do nothing)
```

AVR Compare/Test Instructions

TST – Test for Zero or Minus

Tests if a register is zero or negative. Performs a logical AND between a register and itself. The register will remain unchanged.

Example:

```
tst  r0      ; Test r0
breq zero    ; Branch if r0=0
...
zero: nop    ; Branch destination (do nothing)
```

TST vs. AND

TST – Test for Zero or Minus

Description:

Tests if a register is zero or negative. Performs a logical AND between a register and itself. The register will remain unchanged.

Operation:
(i) $Rd \leftarrow Rd \bullet Rd$

Syntax: **Operands:** **Program Counter:**
(i) TST Rd $0 \leq d \leq 31$ $PC \leftarrow PC + 1$

16-bit Opcode: (see AND Rd, Rd)

0010	00dd	dddd	dddd
------	------	------	------

AND – Logical AND

Description:

Performs the logical AND between the contents of register Rd and register Rr and places the result in the destination register Rd.

Operation:
(i) $Rd \leftarrow Rd \bullet Rr$

Syntax: **Operands:** **Program Counter:**
(i) AND Rd,Rr $0 \leq d \leq 31, 0 \leq r \leq 31$ $PC \leftarrow PC + 1$

16-bit Opcode:

0010	00rd	dddd	rrrr
------	------	------	------

Summary – Compare/Test Instructions

Syntax	Operands	Action	Description
cp Rd, Rr	Two Registers (0-31)	Affects status flags the same as "sub Rd, Rr"* (Rd-Rr)	Compare Rd to Rr
cpc Rd, Rr	Two Registers (0-31)	Affects status flags the same as "sbc Rd, Rr"* (Rd-Rr-C)	Compare Rd to Rr with carry
cpi Rd, k	Register (16-31) and byte value	Affects status flag the same as "subi Rd, k"* (Rd-k)	Compare Rd with immediate constant
tst Rd	One Register (0-31)	Affects status flag the same as "and Rd, Rd"*	Test for zero or minus

*... does not update Rd!

AVR Instruction - BRNE

BRNE – Branch if Not Equal

Conditional relative branch. Tests the Zero Flag (Z) and branches relatively to PC if Z is cleared. If the instruction is executed immediately after any of the instructions **CP**, **CPI**, **SUB** or **SUBI**, the branch will occur if and only if the unsigned or signed binary number represented in Rd was not equal to the unsigned or signed binary number represented in Rr.

This instruction branches relatively to **PC** in either direction ($PC - 63 \leq \text{destination} \leq PC + 64$). The parameter **k** is the offset from **PC** and is represented in two's complement form. (Equivalent to instruction **BRBC 1,k**)

Example:


```

eor    r27,r27    ; Clear r27
loop:  inc    r27    ; Increase r27
...
cpi    r27,5      ; Compare r27 to 5
brne   loop      ; Branch if r27<>5
nop                    ; Loop exit (do nothing)

```

Cycles: 1 if condition is false
2 if condition is true

Conditional Branch Instructions based on SREG



Syntax	Description	Example
brbc s, k	Branch if Bit in SREG is Cleared - Tests a single bit (s) in SREG and branches relatively to PC if the bit is cleared. <ul style="list-style-type: none"> This instruction branches relatively to PC in either direction ($PC - 63 \leq \text{destination} \leq PC + 64$). The parameter k is the offset from PC and is represented in two's complement form. 	cpi r20, 5 brbc 1, noteq ... noteq:
brbs s, k	Branch if Bit in SREG is Set - Tests a single bit (s) in SREG and branches relatively to PC if the bit is set. <ul style="list-style-type: none"> This instruction branches relatively to PC in either direction ($PC - 63 \leq \text{destination} \leq PC + 64$). The parameter k is the offset from PC and is represented in two's complement form. 	brbs 6, bitset ... bitset:

Embedded Systems, ECE:3360. The University of Iowa, 2019

Lecture 5-7, Slide 25

Cond. Branch Instructions based on "brbc" & "brbs"

BRBS	s, k	Branch if Status Flag Set	if (SREG(s) = 1) then PC ← PC + k + 1	None	1/2
BRBC	s, k	Branch if Status Flag Cleared	if (SREG(s) = 0) then PC ← PC + k + 1	None	1/2
BREQ	k	Branch if Equal	if (Z = 1) then PC ← PC + k + 1	None	1/2
BRNE	k	Branch if Not Equal	if (Z = 0) then PC ← PC + k + 1	None	1/2
BRCS	k	Branch if Carry Set	if (C = 1) then PC ← PC + k + 1	None	1/2
BRCC	k	Branch if Carry Cleared	if (C = 0) then PC ← PC + k + 1	None	1/2
BRSH	k	Branch if Same or Higher	if (C = 0) then PC ← PC + k + 1	None	1/2
BRLO	k	Branch if Lower	if (C = 1) then PC ← PC + k + 1	None	1/2
BRMI	k	Branch if Minus	if (N = 1) then PC ← PC + k + 1	None	1/2
BRPL	k	Branch if Plus	if (N = 0) then PC ← PC + k + 1	None	1/2
BRGE	k	Branch if Greater or Equal, Signed	if (N ⊕ V = 0) then PC ← PC + k + 1	None	1/2
BRLT	k	Branch if Less Than Zero, Signed	if (N ⊕ V = 1) then PC ← PC + k + 1	None	1/2
BRHS	k	Branch if Half Carry Flag Set	if (H = 1) then PC ← PC + k + 1	None	1/2
BRHC	k	Branch if Half Carry Flag Cleared	if (H = 0) then PC ← PC + k + 1	None	1/2
BRTS	k	Branch if T Flag Set	if (T = 1) then PC ← PC + k + 1	None	1/2
BRTC	k	Branch if T Flag Cleared	if (T = 0) then PC ← PC + k + 1	None	1/2
BRVS	k	Branch if Overflow Flag is Set	if (V = 1) then PC ← PC + k + 1	None	1/2
BRVC	k	Branch if Overflow Flag is Cleared	if (V = 0) then PC ← PC + k + 1	None	1/2
BRIE	k	Branch if Interrupt Enabled	if (I = 1) then PC ← PC + k + 1	None	1/2
BRID	k	Branch if Interrupt Disabled	if (I = 0) then PC ← PC + k + 1	None	1/2

18 (!) branch instructions based on BRBS and BRBC

Embedded Systems, ECE:3360. The University of Iowa, 2019

Lecture 5-7, Slide 26

“Cheat Sheet” - Conditional Branch Instructions

cp Rd, Rr ... or **cpi Rd, k**

+

→ sub, subi

Instruction	Description	If	Then	Else
breq k	branch if equal	$Rd = Rr \ (Z = 1)$	$PC \leftarrow PC + k + 1$	$PC \leftarrow PC + 1$
brne k	branch if not equal	$Rd \neq Rr \ (Z = 0)$	$PC \leftarrow PC + k + 1$	$PC \leftarrow PC + 1$
brsh k	branch if same or higher (unsigned)	$Rd \geq Rr \ (C = 0)$	$PC \leftarrow PC + k + 1$	$PC \leftarrow PC + 1$
brlo k	branch if lower (unsigned)	$Rd < Rr \ (C = 1)$	$PC \leftarrow PC + k + 1$	$PC \leftarrow PC + 1$
brge k	branch if greater than or equal (signed)	$Rd \geq Rr \ (N \oplus V = 0)$	$PC \leftarrow PC + k + 1$	$PC \leftarrow PC + 1$
brlt k	branch if less than (signed)	$Rd < Rr \ (N \oplus V = 1)$	$PC \leftarrow PC + k + 1$	$PC \leftarrow PC + 1$

Need test/branch for $Rd \leq Rr$? → use brsh/brge k and swap Rd and Rr

tst Rd ... or **and Rd, Rr** with $Rd=Rr$

+

Instruction	Description	If	Then	Else
breq k	branch if equal (zero)	$Rd == 0 \ (Z = 1)$	$PC \leftarrow PC + k + 1$	$PC \leftarrow PC + 1$
brne k	branch if not equal (not zero)	$Rd \neq 0 \ (Z = 0)$	$PC \leftarrow PC + k + 1$	$PC \leftarrow PC + 1$
brmi k	branch if minus	$N = 1$	$PC \leftarrow PC + k + 1$	$PC \leftarrow PC + 1$
brpl k	branch if plus	$N = 0$	$PC \leftarrow PC + k + 1$	$PC \leftarrow PC + 1$

Embedded Systems, ECE:3360. The University of Iowa, 2019

Lecture 5-7, Slide 27

Example – Simple Loop

Example:

```

clr    r18        ; clear r18
loop:  inc    r18    ; increase r18
...
cpi    r18,$50    ; Compare r18 to $50
brne   loop

```

Branch IF (Z==0) ... brbc 1, loop

Embedded Systems, ECE:3360. The University of Iowa, 2019

Lecture 5-7, Slide 28

Example (1)

Generate the following IF THEN structure in AVR assembly language:

```
...C1...  
if(b==3) {  
    ...Cif...  
}  
...C2...
```

```
.def b=R16  
ldi b, 42  
  
...C1...  
cpi b, 3  
breq if_start  
if_end:  
...C2...  
  
...  
if_start:  
    ...Cif...  
rjmp if_end  
...
```

branch IF (Z==1)

Make sure that this code portion can only be reached from the corresponding `breq` line

Conditional Branch Instructions – Examples (2)

Example 1

```
...  
If (a==0) {  
    ...C1...  
} else {  
    ...C2...  
}  
...
```

Example 2

```
...  
If (b>=-42) {  
    ...C1...  
} else {  
    ...C2...  
}  
...
```

Example 3

```
...  
If (a<0) {  
    ...C1...  
} else {  
    ...C2...  
}  
...
```

Solution → ... on whiteboard

Conditional Skip Instructions

SBIC – Skip if Bit in I/O Register is Cleared

This instruction tests a single bit in an I/O Register and skips the next instruction if the bit is cleared. This instruction operates on the lower 32 I/O Registers – addresses 0-31.

Example:

```
e2wait: sbic $1C,1    ; Skip next inst. if EWE cleared
        rjmp e2wait   ; EEPROM write not finished
        nop           ; Continue (do nothing)
```

SBIS – Skip if Bit in I/O Register is Set

This instruction tests a single bit in an I/O Register and skips the next instruction if the bit is set. This instruction operates on the lower 32 I/O Registers – addresses 0-31.

Example:

```
waitset: sbis $10,0   ; Skip next inst. if bit 0 in Port D set
        rjmp waitset  ; Bit not set
        nop           ; Continue (do nothing)
```

Conditional Skip Instructions

CPSE – Compare Skip if Equal

This instruction performs a compare between two registers **Rd** and **Rr**, and skips the next instruction if **Rd = Rr**.

Example:

```
inc     r4           ; Increase r4
cpse    r4,r0        ; Compare r4 to r0
neg     r4           ; Only executed if r4<>r0
nop     r4           ; Continue (do nothing)
```


Summary - Conditional Skip Instructions

Syntax	Operands	Action	Description
cpse Rd, Rr	Two registers (0-31)	PC \leftarrow (Rd==Rr) ? PC+2 (or 3) : PC+1	Compare Rd with Rr and skip if equal
sbic A, b	I/O register (0-31 only) and bit number (0-7)	PC \leftarrow (IO(A,b)==0) ? PC+2 (or 3) : PC+1	Skip if bit in I/O register is clear
sbis A, b	I/O register (0-31 only) and bit number (0-7)	PC \leftarrow (IO(A,b)==1) ? PC+2 (or 3) : PC+1	Skip if bit in I/O register is set
sbrc Rr, b	Register (0-31) and bit number (0-7)	PC \leftarrow (Rr(b)==0) ? PC+2 (or 3) : PC+1	Skip if bit in register is clear
sbrs Rr, b	Register (0-31) and bit number (0-7)	PC \leftarrow (Rr(b)==1) ? PC+2 (or 3) : PC+1	Skip if bit in register is set

Embedded Systems, ECE:3360. The University of Iowa, 2019

Lecture 5-7, Slide 33

Branch Instructions

RJMP – Relative Jump

Relative jump to an address within **PC - 2K + 1** and **PC + 2K** (words). For some AVR microcontrollers, this instruction can address the entire memory from every address location. See also **JMP**.

Example:

```

        cpi    r16,$42    ; Compare r16 to $42
        brne   error      ; Branch if r16 <> $42
        rjmp    ok         ; Unconditional branch
error:   add     r16,r17    ; Add r17 to r16
        inc     r16        ; Increment r16
ok:      nop              ; Destination for rjmp (do nothing)

```

Embedded Systems, ECE:3360. The University of Iowa, 2019

Lecture 5-7, Slide 34

Branch Instructions

RCALL – Relative Call to Subroutine

Relative call to an address within $PC - 2K + 1$ and $PC + 2K$ (words). The return address (the instruction after the **RCALL**) is stored onto the Stack. See also **CALL**. For some AVR microcontrollers, this instruction can address the entire memory from every address location. The Stack Pointer uses a post-decrement scheme during **RCALL**.

Example:

```
rcall routine ; Call subroutine
...
routine: push r14 ; Save r14 on the Stack
...
pop r14 ; Restore r14
ret ; Return from subroutine
```

Avoid side effects!

Branch Instructions

RET – Return from Subroutine

Returns from subroutine. The return address is loaded from the STACK. The Stack Pointer uses a pre-increment scheme during **RET**.

Example:

```
call routine ; Call subroutine
...
routine: push r14 ; Save r14 on the Stack
push r13 ; Save r13 on the Stack
...
pop r13 ; Restore r13
pop r14 ; Restore r14
ret ; Return from subroutine
```


Arithmetic & Logic Instructions

Embedded Systems, ECE:3360. The University of Iowa, 2019

Lecture 5-7, Slide 39

Arithmetic & Logic Instructions

Syntax	Description	Example
inc Rd	Increment - Adds one (1) to the contents of register Rd and places the result in the destination register Rd . The C Flag in SREG is not affected by the operation , thus allowing the INC instruction to be used on a loop counter in multiple-precision computations. **	inc R28
dec Rd	Decrement - Subtracts 1 from the contents of register Rd and places the result in the destination register Rd . The C Flag in SREG is not affected by the operation , thus allowing the DEC instruction to be used on a loop counter in multiple-precision computations. **	dec R18
neg Rd	Two's Complement – Replaces the contents of register Rd with its two's complement; the value 0x80 is left unchanged	neg R17

** Implications for conditional branch instructions → when operating on unsigned values, only **BREQ** and **BRNE** branches (Z flag) can be expected to perform consistently. When operating on two's complement values, all signed branches are available.

Embedded Systems, ECE:3360. The University of Iowa, 2019

Lecture 5-7, Slide 40

Arithmetic & Logic Instructions

BIN	HEX	Unsigned DEC	Signed DEC
0b00000000	0x00	0	0
0b00000001	0x01	1	1
...
0b01111111	0x7F	127	127
0b10000000	0x80	128	-128
0b10000001	0x81	129	-127
0b10000010	0x82	130	-126
...
0b11111110	0xFE	254	-2
0b11111111	0xFF	255	-1

Examples

Example:

```

clr    r22      ; clear r22
loop:  inc    r22      ; increment r22
...
cpi    r22,$4F   ; Compare r22 to $4f
brne   loop     ; Branch if not equal
nop                    ; Continue (do nothing)

```

Example:

```

ldi    r17,$10   ; Load constant in r17
loop:  add    r1,r2    ; Add r2 to r1
      dec    r17      ; Decrement r17
brne   loop     ; Branch if r17<>0
nop                    ; Continue (do nothing)

```

Example

Example: Assume R18 holds the value 0x71. Then, after the instruction

neg r18


R18 will hold 0x8F. How? – Recall to get 2s complement, invert bits and add 1

0x71	0b0111 0001
Bits inverted	0b1000 1110
Add 1	+0b0000 0001
2s Complement	0b1000 1111 =0x8F

Arithmetic & Logic Instructions

SWAP – Swap Nibbles

Swaps high and low nibbles in a register.



Example:

```
inc    r1    ; Increment r1
swap   r1    ; Swap high and low nibble of r1
inc    r1    ; Increment high nibble of r1
swap   r1    ; Swap back
```

We will use swap instruction when working with LCDs later in this class.

Arithmetic & Logic Instructions

Syntax	Description	Example
and Rd, Rr	Logical AND - Performs the bitwise logical AND between the contents of register Rd and register Rr and places the result in the destination register Rd . See also: ANDI - Logical AND with Immediate	and R1, R28
or Rd, Rr	Logical OR - Performs the bitwise logical OR between the contents of register Rd and register Rr and places the result in the destination register Rd . See also: ORI - Logical OR with Immediate	or R0, R18
eor Rd, Rr	Exclusive OR - Performs the bitwise logical EOR between the contents of register Rd and register Rr and places the result in the destination register Rd .	eor R17, R16

Embedded Systems, ECE:3360. The University of Iowa, 2019

Lecture 5-7, Slide 45

Examples

Example: Assume **R18** holds 0xB8 and **R19** holds 0x58. Then, after the instruction **EOR R18, R19**, register **R18** will hold the value 0xE0:

0xB8	0b1011 1000	
0x58	0b0101 1000	
Bitwise Exclusive OR	0b1110 0000	= 0xE0

Example: Assume **R18** holds 0xB8 and **R19** holds 0x58. Then, after the instruction **OR R18, R19**, register **R18** will hold the value 0xF8:

0xB8	0b1011 1000	
0x58	0b0101 1000	
Bitwise OR	0b1111 1000	= 0xF8

Embedded Systems, ECE:3360. The University of Iowa, 2019

Lecture 5-7, Slide 46

Example

Example:

```
and  r2,r3      ; Bitwise and r2 and r3, result in r2
ldi  r16,1      ; Set bitmask 0000 0001 in r16
and  r2,r16     ; Isolate bit 0 in r2
```

Example: Assume **R18** holds 0xB8 and **R19** holds 0x58. Then, after the instruction **AND R18, R19**, register **R18** will hold the value 0x18:

0xB8	0b1011 1000	
0x58	0b0101 1000	
Bitwise AND	0b0001 1000	= 0x18

Arithmetic & Logic Instructions

Syntax	Description	Example
add Rd, Rr	Add without Carry - Adds the contents of two registers without the C Flag and places the result in the destination register Rd . ($Rd \leftarrow Rd + Rr$)	add R1, R28
adc Rd, Rr	Add with Carry - Adds the contents of two registers and the contents of the C Flag and places the result in the destination register Rd . ($Rd \leftarrow Rd + Rr + C$) **	adc R0, R18
sub Rd, Rr	Subtract without Carry - Subtracts the contents of two registers and places the result in the destination register. $Rd (Rd \leftarrow Rd - Rr)$	sub R17, R16
sbc Rd, Rr	Subtract with Carry - Subtracts the contents of two registers and subtracts the contents of the C Flag and places the result in the destination register Rd . ($Rd \leftarrow Rd - Rr - C$) **	sbc R14, R1

** Instruction enables multi-byte arithmetic on AVR 8-bit architecture

Example

Example: Assume **R18** holds 0xB8 and **R19** holds 0x58. Then, after the instruction **SUB R18, R19**, register **R18** will hold the value 0x60:

0xB8	0b1011 1000	
0x58	0b0101 1000	
0xB8-0x58	0b0110 0000	= 0x60

Example

Example: add two 16-bit numbers

```

                                ; Add R1:R0 to R3:R2
add  r2,r0                      ; Add low byte
adc  r3,r1                      ; Add with carry high byte
    
```

May set **C** flag in **SREG**

Example:

```

                                ; Subtract r1:r0 from r3:r2
sub  r2,r0                      ; Subtract low byte
sbc  r3,r1                      ; Subtract with carry high byte
    
```

Arithmetic & Logic Instructions

ADIW – Add Immediate to Word

Not available on all AVR's, but on the ATmega88PA

Adds an immediate value (0 - 63) to a register pair and places the result in the register pair. This instruction operates on the upper four register pairs, and is well suited for operations on the pointer registers. This instruction is not available in all devices. Refer to the device specific instruction set summary

Example:

```
adiw r25:24,1 ; Add 1 to r25:r24
adiw ZH:ZL,63 ; Add 63 to the Z-pointer(r31:r30)
```

Example


```
msg: .DB "Hello "
...
ldi r30,LOW(msg<<1) ; Load Z register low
ldi r31,HIGH(msg<<1) ; Load Z register high
→ lpm ; r0 <-- load byte
...
adiw zh:zl,1 ; Increment Z pointer
```

Shift Instructions

Shift Instructions

LSL – Logical Shift Left

Shifts all bits in **Rd** one place to the left. Bit 0 is cleared. Bit 7 is loaded into the **C** Flag of the **SREG**. This operation effectively multiplies a value by two.



The carry (c) bit is located in **SREG**


Example:

```
add    r0,r4    ; Add r4 to r0
ls1    r0       ; Multiply r0 by 2
```

Shift Instructions

LSR – Logical Shift Right

Shifts all bits in **Rd** one place to the right. Bit 7 is cleared. Bit 0 is loaded into the **C** Flag of the **SREG**. This operation effectively divides an unsigned value by two. The **C** Flag can be used to round the result.



The carry (c) bit is located in **SREG**


Example:

```
add    r0,r4    ; Add r4 to r0
lsr    r0       ; Divide r0 by 2
```

Shift Instructions

ASR – Arithmetic Shift Right

Shifts all bits in **Rd** one place to the right. Bit 7 is held constant. Bit 0 is loaded into the **C** Flag of the **SREG**. This operation effectively divides a signed value by two without changing its sign. The Carry Flag can be used to round the result.



The carry (c) bit is located in SREG

Example:


```
ldi r16,$10 ; Load decimal 16 into r16
asr r16      ; r16=r16 / 2
ldi r17,$FC ; Load -4 in r17
asr r17      ; r17=r17/2
```

Shift Instructions

ROL – Rotate Left through Carry

Shifts all bits in **Rd** one place to the left. The **C** Flag is shifted into bit 0 of **Rd**. Bit 7 is shifted into the **C** Flag.

This operation, combined with **LSL**, effectively multiplies multi-byte values by two.





Shift Instructions

ROR – Rotate Right through Carry

Shifts all bits in **Rd** one place to the right. The **C** Flag is shifted into bit 7 of **Rd**. Bit 0 is shifted into the **C** Flag.

This operation, combined with **ASR**, effectively divides multi-byte signed values by two. Combined with **LSR** it effectively divides multi-byte unsigned values by two. The Carry Flag can be used to round the result.



Stack Instructions

Stack Instructions

PUSH and POP – Save and Restore on Stack

The **PUSH** instruction stores the contents of register **Rr** on the STACK. The Stack Pointer is post-decremented by 1 after the **PUSH**.

The **POP** instruction loads register **Rd** with a byte from the STACK. The Stack Pointer is pre-incremented by 1 before the **POP**. This instruction is not available in all devices. Refer to the device specific instruction set summary.

A **PUSH** should have a matching **POP** or the stack will be corrupted

Example:

```
call    routine    ; Call subroutine
...
routine: push  r14    ; Save r14 on the Stack
        push  r13    ; Save r13 on the Stack
...
        pop   r13    ; Restore r13
        pop   r14    ; Restore r14
ret      ; Return from subroutine
```

Embedded Systems, ECE:3360. The University of Iowa, 2019

Lecture 5-7, Slide 59

Stack Pointer (SP)

Bit	15	14	13	12	11	10	9	8	
0x3E	SP15	SP14	SP13	SP12	SP11	SP10	SP9	SP8	SPH
0x3D	SP7	SP6	SP5	SP4	SP3	SP2	SP1	SP0	SPL
	7	6	5	4	3	2	1	0	
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
Initial Value	RAMEND	RAMEND	RAMEND	RAMEND	RAMEND	RAMEND	RAMEND	RAMEND	
Initial Value	RAMEND	RAMEND	RAMEND	RAMEND	RAMEND	RAMEND	RAMEND	RAMEND	

SP on ATtiny45

The stack is implemented in SRAM, and **SP** always points to the top of the stack and **decrements with a push instruction**.

Thus, to utilize the stack using the push and pop instructions, one must initialize **SP** properly.

On AVR, **SP** is initialized to the end of SRAM (see diagram above)

Other AVR documentation suggest that at reset, **SP** is initialized to 0x00, which is where the 32 general purpose registers start—see the AVR memory map, so programmer has to initialize **SP**.

Embedded Systems, ECE:3360. The University of Iowa, 2019

Lecture 5-7, Slide 60

Initializing Stack Pointer (SP)

SP is located in I/O space so we use in and out instructions

RAMEND is defined in "m88padev.inc"

```
.include "m88padev.inc"

; Point the stack to end of SRAM.
ldi r23,LOW(RAMEND) ; Load LSB of last SRAM address in r23
out spl,r23
ldi r23,HIGH(RAMEND) ; Load MSB of last SRAM address in r23
out sph,r23
...
```

LOW and HIGH are Assembler operators that extract LSB and MSB from RAMEND.

More Instructions ...

SLEEP

This instruction sets the circuit in sleep mode defined by the MCU Control Register.

Example:

```
mov    r0,r11      ; Copy r11 to r0
ldi    r16,(1<<SE) ; Enable sleep mode
out    MCUCR, r16
sleep  ; Put MCU in sleep mode
```


Question: Why sleep?

Answer: In sleep modes, the clocks (are) running slower/stopped, other peripherals may be powered down → save power

Question: How will MCU wake up?

Answer: One can configure the controller so that Timers, WDT, and external interrupts and pin changes wake it up from a sleep.

Waking up from Sleep



One can configure the microcontroller so that it wakes up when there is a high-low or low-high (i.e., pin change) on some of the pins.

One can configure the microcontroller so that it wakes up when WDT times out

...


More Instructions ...

LPM – Load Program Memory

Loads one byte pointed to by the **Z**-register into the destination register **Rd**. If **Rd** is not specified, it is implied to be **R0**.

Example:

```
ldi  ZH, high(Table_1<<1); Initialize Z-pointer
ldi  ZL, low(Table_1<<1)
lpm  r16, Z                ; Load constant from Program
                                ; Memory pointed to by Z (r31:r30)
```



```
...
Table_1:
.dw 0x5876                ; 0x76 is addresses when Z_LSB = 0
                        ; 0x58 is addresses when Z_LSB = 1
...
```

These constant are located in Program (Flash) memory and not SRAM...

Example: In the snippet below, for **LPM** a destination register is not supplied, so **R0** is implied

```
msg: .DB "Hello "
...
ldi  r30,LOW(msg<<1)      ; Load Z register low
ldi  r31,HIGH(msg<<1)     ; Load Z register high
lpm                                ; r0 <-- load byte
...
adiw zh:zl,1              ; Increment Z pointer
```

Example: In the snippet below, the **LPM Rd,Z+** variant is used

```
displayC:
    ldi r30,LOW(msg<<1)    ; Load Z register low
    ldi r31,HIGH(msg<<1)   ; Load Z register high
L20:
    lpm r2,Z+               ; r2 <-- first byte
    tst r2                  ; Reached end of message?
    breq done               ; Yes => quit
    ...
    rjmp L20
done:
    ret
```

For Further information on the LPM instruction, please see the Atmel Application Note AVR108: Setup and Use of the LPM Instruction on the company's website.


Quiz

- Will the program given below work as “expected”? (TCCR0A, TCCR0B: registers of timer/counter 0)

```
.include "tn45def.inc"
.cseg
.org 0

ldi r16, (1<<COM0A1)|(1<<COM0B1)|(1<<WGM00)
sts TCCR0A, r16
ldi r16, (1<<CS01)
sts TCCR0B, r16

sbi DDRB, 0
sbi DDRB, 1
...
```



... see AVR instruction set for more information!

... EOL