Embedded Systems

Lecture 2-4: AVR Architecture



Embedded Systems, ECE:3360. The University of Iowa, 2019

Lecture 2-4, Slide 1

AVR Architecture

The AVR architecture was conceived by two students at the Norwegian Institute of Technology (NTH).

Q: What does AVR stand for?

https://www.youtube.com/watch?v=VUyEFr0YHJs




AVR == "Alf (Egil Bogen) and Vegard (Wollan) 's Risc processor"


Embedded Systems, ECE:3360. The University of Iowa, 2019

AVR, ATmega88PA, ATtiny45, etc.

- In the first part of the course, the lab activities will use an 8-pin ATtiny45PU controller
- More complex lab activities will use the 28-pin ATmega88PA controller
- In the lectures we will discuss the core AVR architecture, but draw examples from both ATtiny45PU, and ATmega88PA.
- Atmel → Microchip

Embedded Systems, ECE:3360. The University of Iowa, 2019





Number Notation

The AVR documentation and assembler uses several notations for numbers, and we will follow these in the lecture notes.

By default, numbers are decimal. Thus "10" means "ten, decimal".

Hexadecimal numbers are written like 0xAB, or 0xAb. The leading character is a zero. Sometimes hexadecimal number are written as \$AB.

Binary numbers are written as **0b10101011**. The leading character is a zero.

Octal numbers begin with "0" (zero) are octal. For example: 0253

Embedded Systems, ECE:3360. The University of Iowa, 2019

- RISC (as Opposed to CISC). RISC implies
 - Fewer instructions (however, ironically, AVR processors have 100+ instructions ...)
 - Manufacturers can use chip "real-estate" to make instruction's execution efficient → RISC processors are normally thought of as fast and efficient
 - A programmer using a RISC processor must construct complex instructions, that may be available in a CISC processor, using a reduced set of instructions
 - Many registers (ATmega88P has 32 general purpose registers).
 This means program variables can be kept in registers, rather than memory. Register access is faster than memory access → RISC processors are normally thought of as fast and efficient
- Most instructions execute in 1 clock cycle
- Terminology: MIPS = Millions Instructions Per Second
- AVR with 8 MHz clock can approach 8 MIPS

Embedded Systems, ECE:3360. The University of Iowa, 2019


Lecture 2-4, Slide 7


Coloulate: A ((A and 0x04))						
Calculate: $A = ((A \text{ and } 0x84) + (B \text{ eor } C)) \text{ or } 0x80$						
bitwise and	bitwise exclusive or bitwise or					
AVR code EOR B,C ANDI A,#84h ADD A,B ORI A,#80h	CISC code MOV ACC, C EOR ACC, B MOV TMP, ACC MOV ACC, A AND ACC, #84h ADD ACC, TMP OR ACC, #80h MOV A, ACC					
8 bytes 4 clocks A, B, C, ACC, and TMP	12-16 bytes 48-96 clocks					

4


- The AVR Enhanced RISC Microcontrollers offer an architecture concept for high performance and low-power consumption simultaneously
- RISC architecture and instruction set optimized for efficient code density with built-in support for high-level languages (i.e., C).

Embedded Systems, ECE:3360. The University of Iowa, 2019





A) How many clock cycles does the following program require to execute? Idi R16, 0b00000011 L1: nop dec R16 brne L1 In AVR assembly language, one writes the destination on the left. B) How much time is required to run this program if a 20 MHz system clock is utilized? Embedded Systems, ECE:3360. The University of Iowa, 2019 Lecture 2-4, Slide 12



Review: Types of Memory


- ROM Read Only Memory. Microcontrollers generally don't have ROM. Rather they implement some EEPROM.
- EEPROM Electrically Erasable Programmable ROM.
 Functionally, this is non-volatile memory that one can reprogram. One can program individual bytes. Most microcontrollers have a small amount of EEPROM
- RAM Random Access Memory. On desktop machines this is normally DRAM for "dynamic" RAM. This means that the data must be continually be refreshed. RAM is used for program variables.
- SRAM Static RAM. A type of memory where the word static indicates that, unlike dynamic RAM (DRAM), it does not need to be periodically refreshed, SRAM is still volatile in the conventional sense that data is eventually lost when the memory is not powered.
- Microcontrollers (except for very low-end parts) have some SRAM.

Embedded Systems, ECE:3360. The University of Iowa, 2019

Review: Types of Memory

- FLASH A specific type of EEPROM that is erased and programmed in large blocks.
- It is a technology that is primarily used in memory cards and USB memory sticks for general storage and transfer of data between computers and other digital products.
- Flash memory costs far less than byte-programmable EEPROM and therefore has become the dominant technology wherever a significant amount of non-volatile, solid-state storage is needed.
- Flash memory has slow write, but fast read times.
- On microcontrollers, flash memory is generally used for program code.
- Flash is non-volatile → retains its contents when power is cycled.


Embedded Systems, ECE:3360. The University of Iowa, 2019




- Harvard Architecture (as Opposed to Von Neuman)
 - This means there are separate data and program (instruction) memories (bus)
 - Thus, even though one can in general use executable code to write to Flash memory, on AVRs this is not possible, and Flash memory is strictly read-only when the AVR runs
- All AVR processors have on-board in System Programmable (ISP) Flash memory
 - Flash memory is non-volatile and reprogrammable
 - No need for external EEPROM or ROM to hold program code
 - The code space is 16-bits wide to hold the 16-bit or 32-bit instructions. Most instructions are 16-bits wide.
- In System Programmable (ISP) means one can program the controller while it is in the circuit (very useful).
- Separate, 8-bit SRAM is for program variables.


Embedded Systems, ECE:3360. The University of Iowa, 2019

Lecture 2-4, Slide 17




9








- AVRs have a two stage, single level pipeline design
 - This means the next machine instruction is fetched as the current one is executing.
 - Since almost all operations on registers R0 R31 are single cycle, the AVR can achieve up to 1 MIPS per MHz.
- The AVR family of processors were designed with the efficient execution of compiled C code in mind
 - Has several built-in pointers for the task
- Variable instruction word width: 16 or 32 bits.
- Most instructions are 16 bits wide


Embedded Systems, ECE:3360. The University of Iowa, 2019



















































































Instruction Timing


- . Why is this important?
 - Because precise timing is often very important in embedded systems
 - Precise timing is important in serial communications


Mnemonics	Operands	Description	Operation	Flags	#Clocks
ARITHMETIC AND	LOGIC INSTRUCTION	\$			
ADD	Rd, Rr	Add two Registers	Rd ← Rd + Rr	Z,C,N,V,H	1
ADC	Rd, Rr	Add with Carry two Registers	Rd ← Rd + Rr + C	Z,C,N,V,H	1
ADIW	Rdl,K	Add Immediate to Word	Rdh:Rdl ← Rdh:Rdl + K	Z,C,N,V,S	2
SUB	Rd, Rr	Subtract two Registers	Rd ← Rd - Rr	Z,C,N,V,H	1
SUBI	Rd, K	Subtract Constant from Register	Rd ← Rd - K	Z,C,N,V,H	1
SBC	Rd, Rr	Subtract with Carry two Registers	Rd ← Rd - Rr - C	Z,C,N,V,H	1
SBCI	Rd, K	Subtract with Carry Constant from Reg.	Rd ← Rd - K - C	Z,C,N,V,H	1
SBIW	Rdl,K	Subtract Immediate from Word	Rdh:Rdl ← Rdh:Rdl - K	Z,C,N,V,S	2
AND	Rd, Rr	Logical AND Registers	Rd ← Rd • Rr	Z,N,V	1
ANDI	Rd, K	Logical AND Register and Constant	Rd ← Rd • K	Z,N,V	1.
OR	Rd, Rr	Logical OR Registers	Rd ← Rd v Rr	Z,N,V	1
ORI	Rd, K	Logical OR Register and Constant	Rd ← Rd v K	Z,N,V	1
EOR	Rd, Rr	Exclusive OR Registers	Rd ← Rd ⊕ Rr	Z,N,V	1











































```
Concept: Watchdog Timer
A Watchdog Timer (WDT) enables a timed reset of the MCU.
Start the WTD. If it rolls over, reset the MCU
Provides an in depended "start-over" in case the main software hangs
 ConfigWDT();
                         // Configure WDT
 SetWDT(ON);
                         // Start WDT
 while(1) {
    GetInput();
                        // Check for user input: reset count?
    ReadCounter();
                         // Get counter value
    ReformatCount(); // Reformat: Count = ...
    Update_Display(); // Update LCD
    _asm {
      WDR ; Reset WDT
Configure and start the Watchdog Timer, and enter the main loop
              Embedded Systems, ECE:3360. The University of Iowa, 2019
                                                              Lecture 2-4, Slide 66
```

```
Concept: Watchdog Timer
 ConfigWDT();
                         // Configure WDT
 SetWDT(ON);
                         // Start WDT
 while(1) {
    GetInput();
                        // Check for user input: reset count?
    ReadCounter();
                        // Get counter value
    ReformatCount(); // Reformat: Count = ...
    Update_Display(); // Update LCD
    _asm {
      WDR ; Reset WDT
If anything in the main loop hangs the MCU, the MCU will time out and reset before
this instruction is reached. If everything is OK, then the WDT will restart after this
instruction.
              Embedded Systems, ECE:3360. The University of Iowa, 2019
                                                             Lecture 2-4, Slide 67
```



Microcontroller Configuration/Fuses

AVR ATtiny45 ® 8-Pin Microcontroller



- Except for GND and VCC all other pins can perform at least 4 functions
- PB5 can be hardware RESET or an ADC input
- PB3 & PB4 can be ADC inputs or where crystal for external oscillator goes
- How does one configure controller for the external environment?


Embedded Systems, ECE:3360. The University of Iowa, 2019


Lecture 2-4, Slide 69

Microcontroller Configuration/Fuses

- The Configuration Fuses (Configuration Bits) are the settings that configure a microcontroller for the external environment it is expecting to find
- · Typical settings include
 - Oscillator Type, REST pin usage
 - Code Protection
 - Brown-Out and Watchdog Timer usage
 - Low Voltage Programming
 - **–** ...
- Different microcontrollers, and members within a device family → different fuses

Embedded Systems, ECE:3360. The University of Iowa, 2019





AVR Architecture Look Back

- We covered
 - AVRs are RISC machine, with lots of registers, many instructions are single cycle, ...
 - Different memory Spaces: Flash, SRAM, I/O, EEPROM
 - How to read timing diagrams
 - Status Register SREG
 - Stack and the Pointer register SP
 - Program Counter (PC)
 - MCU Control and Status Registers
 - I/O ports: DDRn, PORTn, PINn, tristate, pull-up, ...
 - Watchdog Timer (WDT)
 - Clock Sources

Embedded Systems, ECE:3360. The University of Iowa, 2019

Lecture 2-4, Slide 73

AVR Architecture What Remains

- We will cover additional aspects of the AVR architecture later in the course
 - Counter/Timer
 - Built-In EEPROM
 - Interrupts
 - USI
 - Power save, sleep
 - ADC
 - Output Compare/Input Capture
 - Other modules

Embedded Systems, ECE:3360. The University of Iowa, 2019

