# CS 677: Parallel Programming for Many-core Processors Lecture 5

Instructor: Philippos Mordohai

Webpage: mordohai.github.io

E-mail: Philippos.Mordohai@stevens.edu

## Logistics

- Midterm: March 11
- Project proposal presentations: March 26
  - Have to be approved by me by March 12

## **Project Proposal**

#### Problem description

- What is the computation and why is it important?
- Abstraction of computation: equations, graphic or pseudocode, no more than 1 page
- Suitability for GPU acceleration
  - Amdahl's Law: describe the inherent parallelism. Argue that it is close to 100% of computation.
  - Synchronization and Communication: Discuss what data structures may need to be protected by synchronization, or communication through host.
  - Copy Overhead: Discuss the data footprint and anticipated cost of copying to/from host memory.

#### Intellectual Challenges

- Generally, what makes this computation worthy of a project?
- Point to any difficulties you anticipate at present in achieving high speedup

#### Some Ideas

- k-means
- Perceptron
- Boosting
  - General
  - Face detector (group of 2)
- Mean Shift
- Normal estimation for 3D point clouds

### More Ideas

- Look for parallelizable problems in:
  - Image processing
  - Cryptanalysis
  - Graphics
    - GPU Gems
  - Nearest neighbor search

Version	Time Elapsed*	Step Speedup	Cumulative Speedup
C# CPU Version w/ GUI and CPU-only solver	~900 seconds	n/a	n/a
C CPU Version Command-line only CPU solver	236.65 seconds	Reference	Reference
Kernel1 Working solver on GPU	16.07 seconds	14.73x	14.73x
Kernel3 Added reduction kernel	9.18 seconds	1.75x	25.78x
Kernel4 Changed data structure to array instead of AoS	8.47 seconds	1.08x	27.94x
Kernel5 Simple caching w/ shared memory	7.25 seconds	1.17x	32.64x



GPU: Shared Memory 512 Zombies

Average EDC:

Average FPS: 45.9

## Even More...

- Particle simulations
- Financial analysis
- MCMC
- Games/puzzles
  - Mastermind example







Figure 3: Snowfall



Figure 4: Interactive Snow



#### k-means


- See also mordohai.github.io/classes/cs559\_f16.html
  - Notes 13

## SSE Criterion Function

 Let n<sub>i</sub> be the number of samples, then the mean is:

$$\mu_i = \frac{1}{n_i} \sum_{x \in D_i} x$$


• The sum-of-squared errors criterion function (to minimize) is:  $J_{SSE} = \sum_{i=1}^{c} \sum_{j=1}^{n} ||x - \mu_{i}||^{2}$ 




Note that the number of clusters, c, is fixed

- Initialize
  - Pick k cluster centers arbitrarily
  - Assign each example to closest center
- 2. Compute sample means for each cluster


- Reassign all samples to the closest mean
- 4. If clusters changed at step 3, go to step 2



- Consider steps 2 and 3 of the algorithm
- 2. compute sample means for each cluster




3. reassign all samples to the closest mean



If we represent clusters by their old means, the error has decreased

- We can prove that by repeating steps 2 and 3, the objective function is reduced
- Thus k-means converges after a finite number of iterations of steps 2 and 3
- However k-means is not guaranteed to find a global minimum





- Finding the optimum of  $J_{SSE}$  is NP-hard
- In practice, k-means clustering usually performs well
- To avoid local minima, in practice we randomly re-initialize it several times

## Perceptron

- See also mordohai.github.io/classes/cs559\_f16.html
  - Notes 9

### The Problem

- Assume we have 2 classes
  - Samples:  $y_1,..., y_n$ , some in class 1, some in class 2
- Use samples to determine weights a in the discriminant function g(y) = a<sup>t</sup>y
- We want to minimize the training error (the number of misclassified samples  $y_1,...,y_n$ )
- If:  $g(y_i)>0 => y_i$  classified as  $c_1$  $g(y_i)<0 => y_i$  classified as  $c_2$
- Thus training error is 0 if  $\begin{cases} g(y_i) > 0 & \forall y_i \in c_1 \\ g(y_i) < 0 & \forall y_i \in c_2 \end{cases}$

#### "Normalization"

- Thus training error is 0 if:  $\begin{cases} a^t y_i > 0 & \forall y_i \in c_1 \\ a^t y_i < 0 & \forall y_i \in c_2 \end{cases}$
- Equivalently, training error is 0 if:  $\begin{cases} a^t y_i > 0 & \forall y_i \in c_1 \\ a^t (-y_i) > 0 & \forall y_i \in c_2 \end{cases}$
- This suggests "normalization" (a.k.a. reflection):
  - 1. Replace all examples from class 2 by:

$$y_i \rightarrow -y_i \quad \forall y_i \in \mathbf{c}_2$$


2. Seek weight vector **a** such that

$$a^t y_i > 0 \quad \forall y_i$$

- If such a exists, it is called a separating or solution vector
- Original samples X<sub>1</sub>,..., X<sub>n</sub> can indeed be separated by a line


## Normalization

#### before normalization



 Seek a hyperplane that separates patterns from different categories

#### after "normalization"





 Seek hyperplane that puts normalized patterns on the same(positive) side

## Perceptron Criterion Function

$$J_p(a) = \sum_{y \in Y_M} (-a^t y)$$

- If y is misclassified, a<sup>t</sup>y<0</li>
- Thus  $J_p(a) > 0$
- J<sub>p</sub>(a) is ||a|| times the sum of distances of misclassified examples to decision boundary
- Jp(a) is piecewise linear and thus suitable for gradient descent





## Perceptron Batch Rule

$$J_{p}(a) = \sum_{y \in Y_{M}} \left(-a^{t} y\right)$$

- Gradient of  $J_p(a)$  is:  $\nabla J_p(a) = \sum_{y \in Y_M} (-y)$ 
  - Y<sub>M</sub> are samples misclassified by a<sup>(k)</sup>
  - It is not possible to solve  $\nabla J_p(a) = 0$  analytically because of  $Y_M$
- Update rule for gradient descent: X<sup>(k+1)</sup>= X<sup>(k)</sup>-η<sup>(k)</sup> ∇J(x)

 $V \in Y_M$ 

• Thus the gradient decent batch update rule for  $J_p(a)$  is:  $a^{(k+1)} = a^{(k)} + \eta^{(k)} \sum y$ 

 It is called batch rule because it is based on all misclassified examples

## Boosting

- See also mordohai.github.io/classes/cs559\_f16.html
  - Notes 10

## Boosting

- Idea: given a set of weak learners, run them multiple times on (reweighted) training data, then let learned classifiers vote
- At each iteration t:
  - Weight each training example by how incorrectly it was classified
  - Learn a hypothesis h<sub>t</sub>
  - Choose a strength for this hypothesis  $\alpha_t$
- Final classifier: weighted combination of weak learners

## Learning from Weighted Data

- Sometimes not all data points are equal
  - Some data points are more equal than others
- Consider a weighted dataset
  - D(i) weight of i th training example  $(x_i,y_i)$
  - Interpretations:
    - i th training example counts as D(i) examples
    - If I were to "resample" data, I would get more samples of "heavier" data points
- Now, in all calculations the i<sup>th</sup> training example counts as D(i) "examples"

## Definition of Boosting

- Given training set (x<sub>1</sub>,y<sub>1</sub>),..., (x<sub>m</sub>,y<sub>m</sub>)
- y<sub>i</sub> ∈{-1,+1} correct label of instance x<sub>i</sub>∈X
- For t=1,...,T
  - construct distribution D<sub>t</sub> on {1,...,m}
  - find weak hypothesis
  - $-h_t: X \rightarrow \{-1,+1\}$  with small error ε<sub>t</sub> on D<sub>t</sub>

$$\epsilon_t = \Pr_{i \sim D_t} \left[ h_t(x_i) \neq y_i \right]$$

Output final hypothesis H<sub>final</sub>

### AdaBoost

- Constructing D<sub>t</sub>
  - $D_1 = 1/m$

- Given D<sub>t</sub> and h<sub>t</sub>: 
$$D_{t+1}(i) = \frac{D_t(i)}{Z_t} \cdot \begin{cases} e^{-\alpha_t} & \text{if } y_i = h_t(x_i) \\ e^{\alpha_t} & \text{if } y_i \neq h_t(x_i) \end{cases}$$
$$= \frac{D_t(i)}{Z_t} \cdot \exp(-\alpha_t y_i h_t(x_i))$$

constant

where 
$$Z_t$$
 is a normalization  $Z_t = \sum_{i=1}^m D_t(i) \exp(-\alpha_t y_i h_t(x_i))$  constant

Final hypothesis:

$$H_{\text{final}}(x) = \operatorname{sign}\left(\sum_{t} \alpha_{t} h_{t}(x)\right)$$

$$\alpha_t = \frac{1}{2} \ln \left( \frac{1 - \epsilon_t}{\epsilon_t} \right) > 0$$

#### **Face Detection**

- I see this as a two person project
  - One implements boosting as before
  - One implements the face-specific parts

- See also mordohai.github.io/classes/cs559\_f16.html
  - Notes 10

#### Classifier is Learned from Labeled Data

- Training Data
  - 5000 faces
    - All frontal
  - 10<sup>8</sup> non faces
  - Faces are normalized
    - Scale, translation
- Many variations
  - Across individuals
  - Illumination
  - Pose (rotation both in plane and out)





#### Boosted Face Detection: Image Features


"Rectangle filters"

Similar to Haar wavelets









$$h_t(x_i) = \begin{cases} \alpha_t & \text{if } f_t(x_i) > \theta_t \\ \beta_t & \text{otherwise} \end{cases}$$

$$C(x) = \theta \left( \sum_{t} h_{t}(x) + b \right)$$

$$60,000 \times 100 = 6,000,000$$


**Unique Binary Features** 


#### **Feature Selection**

- For each round of boosting:
  - Evaluate each rectangle filter on each example
  - Sort examples by filter values
  - Select best threshold for each filter
  - Select best filter/threshold (= Feature)
  - Reweight examples


## **Feature Localization**


Learned features reflect the task







## Output of Face Detector on Test Images












## Normal Estimation for 3D Point Clouds



#### **Scatter Matrix**

 Compute the symmetric positive definite covariance matrix from N neighbors of a 3-D point

- 
$$\{X_i\} = \{(x_i, y_i, z_i)^T\}$$
  

$$\frac{1}{N} \sum_{i=1}^{N} (X_i - \overline{X}) (X_i - \overline{X})^T$$

- Then, the eigenvector that corresponds to the smallest eigenvalue is the normal to the surface at each point
  - If each point belonged to a smooth surface

## Classification





- Points can be classified according to eigenvalues into surfaces, foliage, ground plane etc.
  - Images from Lalonde et al. 2006

#### Markov Chain Monte Carlo

- Randomized algorithms based on sampling from probability distributions to generate sequences of observations
- Applications
  - Approximate integration
  - Optimization of energy/cost functions in very large search spaces
  - Risk assessment in finance

## Sample Proposal

#### 3 Intellectual Challenges

The main challenge is going to be how to partition the work. As mentioned above, the overall algorithm is finding the minimum across a set. However, there is also an internal operation that involves a maximum operation. In terms of mapping this to CUDA, there are going to need to be some testing to determine how heavy a thread should be. For example, one configuration would be to make every thread calculate the worst-case scenario for one element in the set. Another configuration would be to calculate that maximum on the block-level, making the threads perform much less work.

The main obstacle for performance is going to be synchronization. Especially in a case where every block produces one out of 32,768 results that need to be minimized, doing atomic operations to a global memory location is bound to have consequences. A lot of parameterization is going to be necessary so that different combinations of strategies can be fully tested.

The Problem Description above focused on Knuth's algorithm for solving Mastermind puzzles. There have been a few papers published since then which propose better solutions, such as the often cited 1993 paper by Koyama and Lai<sup>2</sup> and a more recent 2005 paper by Kooi<sup>3</sup>. In the course of the actual project, I plan to investigate those other algorithms and if they are equally parallel-capable and seem to perform better, I will switch the algorithm.

I believe this project has a great chance to show how CUDA can be used to improve the performance of existing algorithms, increasing their domain of effectiveness.

## Convolution

## **Convolution Applications**


- A popular array operation that is used in various forms in signal processing, digital recording, image processing, video processing, and computer vision
- Convolution is often performed as a filter that transforms signals and pixels into more desirable values
  - Some filters smooth out the signal values so that one can see the big-picture trend
  - Others like Gaussian filters can be used to sharpen boundaries and edges of objects in images

## **Convolution Computation**

- Array operation where each output is a weighted sum of a collection of neighboring input elements
- Weights are defined in a mask array a.k.a. convolution kernel


## 1D Convolution Example

- Commonly used for audio processing
  - Mask size is usually an odd number of elements for symmetry (5 in this example)
- Calculation of P[2]




## 1D Convolution Example

Calculation of P[3]



## 1D Convolution - Boundary Condition

- Calculation of output elements near the boundaries (beginning and end) of the input array need to deal with "ghost" elements
  - Different policies (0, replicates of boundary values, etc.)




## Simple 1D Covolution Kernel

 This kernel forces all elements outside the valid data index range to 0

```
global void convolution 1D basic kernel (float *N, float *M,
     float *P, int Mask Width, int Width) {
int i = blockIdx.x*blockDim.x + threadIdx.x;
float Pvalue = 0;
int N start point = i - (Mask Width/2);
for (int j = 0; j < Mask Width; <math>j++) {
  if (N start point + j >= 0 && N start_point + j < Width) {
    Pvalue += N[N start point + j]*M[j];
P[i] = Pvalue;
```

### 2D Convolution - Inside Cells




	321		

M					
1	2	3	2	1	
2	3	4	3	2	
3	4	5	4	3	
2	3	4	3	2	
1	2	3	2	1	


1	4	9	8	5
4	9	16	15	12
9	16	25	24	21
8	15	24	21	16
5	12	21	16	5

## 2D Convolution - Boundary Condition



© David Kirk/NVIDIA and Wen-mei W. Hwu ECE408/CS483/ECE498al University of Illinois, 2007-2016

#### 2D Convolution - Ghost Cells




#### Access Pattern for M

- M is referred to as mask (a.k.a. kernel, filter, etc.)
  - Elements of M are called mask (kernel, filter) coefficients
- Calculation of all output P elements need M
- M is not changed during kernel
- Bonus M elements are accessed in the same order when calculating all P elements
- M is a good candidate for Constant Memory

#### Review of CUDA Memories

#### Each thread can:

- Read/write per-thread registers (~1 cycle)
- Read/write per-block shared memory (~5 cycles)
- Read/write per-grid global memory (~500 cycles)
- Read/only per-grid constant memory (~5 cycles with caching)



## Memory Hierarchies

 If we had to go to global memory to access data all the time, the execution speed of GPUs would be limited by the global memory bandwidth

One solution: Caches

#### Cache

- A cache is an "array" of cache lines
  - A cache line can usually hold data from several consecutive memory addresses
- When data is requested from the global memory, an entire cache line that includes the data being accessed is loaded into the cache, in an attempt to reduce global memory requests
  - The data in the cache is a "copy" of the original data in global memory


#### Cache

#### Some definitions:

- Spatial locality: when the data elements stored in consecutive memory locations are access consecutively
- Temporal locality: when the same data element is access multiple times in short period of time
- Both spatial locality and temporal locality improve the performance of caches

## More on Constant Caching


- Each SM has its own L1 cache
  - Low latency, high bandwidth access by all threads
- However, there is no way for threads in one SM to update the L1 cache in other SMs
  - No L1 cache coherence



This is not a problem if a variable is NOT modified by a kernel.

#### Cache Coherence Protocol

 A mechanism for caches to propagate updates by their local processor to other caches (processors)



# CPU and GPU have different caching philosophy

- CPU L1 caches are usually coherent
  - L1 is also replicated for each core
  - Even data that will be changed can be cached in L1
  - Updates to local cache copy invalidate (or less commonly update) copies in other caches
  - Expensive in terms of hardware and disruption of services (cleaning bathrooms at airports..)
- GPU L1 caches are usually incoherent
  - Avoid caching data that will be modified

#### **GPU Cache Coherence**

- Current CUDA implementation:
  - Provides coherence by disabling L1 cache after writes
  - There is room for improvement
- Custom implementations
  - Temporal coherence: invalidates cache using synchronized counters without message passing
  - Stall writes to cache blocks until they have been invalidated in other caches

## Scratchpad vs. Cache

- Scratchpad (shared memory in CUDA) is another type of temporary storage used to relieve main memory contention.
  - In terms of distance from the processor, scratchpad is similar to L1 cache
- Unlike cache, scratchpad does not necessarily hold a copy of data that is also in main memory
  - Scratchpad requires explicit data transfer instructions, whereas cache doesn't

#### Constant Cache in GPUs

- Modification to cached data needs to be (eventually) reflected back to the original data in global memory
  - Requires logic to track the modified status, etc.
- Constant cache is a special cache for constant data that will not be modified during kernel execution
  - Data declared in the constant memory will not be modified during kernel execution.
  - Constant cache can be accessed with higher throughput than L1 cache for some common patterns

## How to Use Constant Memory

- Host code allocates, initializes variables the same way as any other variables that need to be copied to the device
- Use cudaMemcpyToSymbol (dest, src, size)
   to copy the variable into the device memory
  - Declare \_\_constant\_\_ float
    M[MASK\_WIDTH] first
- This copy function tells the device that the variable will not be modified by the kernel and can be safely cached

#### Header File for M

```
#define MASK WIDTH 5
// Matrix Structure declaration
typedef struct {
   unsigned int width;
   unsigned int height;
   unsigned int pitch; // unused
   float* elements;
} Matrix;
```

#### AllocateMatrix

```
// Allocate a device matrix of dimensions height*width
//
      If init == 0, initialize to all zeroes.
      If init == 1, perform random initialization.
      If init == 2, initialize matrix parameters, but
          do not allocate memory
Matrix AllocateMatrix (int height, int width, int init)
    Matrix M;
    M.width = M.pitch = width;
    M.height = height;
    int size = M.width * M.height;
    M.elements = NULL;
```

#### AllocateMatrix

```
// don't allocate memory on option 2
  if (init == 2) return M;
  int size = height * width;
 M.elements = (float*) malloc(size*sizeof(float));
  for (unsigned int i = 0; i < M.height * M.width; i++)
   M.elements[i] = (init == 0) ? (0.0f) :
            (rand() / (float)RAND MAX);
   if(rand() % 2) M.elements[i] = - M.elements[i]
return M;
```

#### **Host Code**


```
// global variable, outside any kernel/function
   constant float Mc[MASK WIDTH] [MASK WIDTH];
  // allocate N, P, initialize N elements, copy N to Nd
  Matrix M:
  M = AllocateMatrix (MASK WIDTH, MASK WIDTH, 1);
  // initialize M elements
   cudaMemcpyToSymbol (Mc, M.elements,
            MASK WIDTH*MASK WIDTH*sizeof(float));
  ConvolutionKernel < < dim Grid, dim Block >>> (Nd, Pd);
```

#### Tiled 1D Convolution


- Elements of the input vector are used in multiple computations
- Opportunity to use shared memory

Shared memory tile must be larger than mask


### Tiled 1D Convolution Basic Idea



## **Loading Left Halo**




## Loading Internal Elements




 $N_ds[n + threadIdx.x] = N[blockIdx.x*blockDim.x + threadIdx.x];$ 

## **Loading Right Halo**



```
global void convolution 1D tiled kernel(float *N, float *P, int Mask Width,
int Width) {
int i = blockIdx.x*blockDim.x + threadIdx.x;
shared float N ds[TILE SIZE + MAX MASK WIDTH - 1];
int n = Mask Width/2;
int halo index left = (blockIdx.x - 1) *blockDim.x + threadIdx.x;
if (threadIdx.x >= blockDim.x - n) {
  N ds[threadIdx.x - (blockDim.x - n)] =
    (halo index left < 0) ? 0 : N[halo index left];</pre>
N ds[n + threadIdx.x] = N[blockIdx.x*blockDim.x + threadIdx.x];
int halo index right = (blockIdx.x + 1) *blockDim.x + threadIdx.x;
if (threadIdx.x < n) {</pre>
  N ds[n + blockDim.x + threadIdx.x] =
    (halo index right >= Width) ? 0 : N[halo index right];
syncthreads();
float Pvalue = 0;
for (int j = 0; j < Mask Width; <math>j++) {
  Pvalue += N ds[threadIdx.x + j]*M[j];
P[i] = Pvalue;
```


## **Shared Memory Data Reuse**



Mask\_Width is 5


- Element 2 is used by thread 4 (1X)
- Element 3 is used by threads 4, 5 (2X)
- Element 4 is used by threads 4, 5, 6 (3X)
- Element 5 is used by threads 4, 5, 6, 7 (4X)
- Element 6 is used by threads 4, 5, 6, 7 (4X)
- Element 7 is used by threads 5, 6, 7 (3X)
- Element 8 is used by threads 6, 7 (2X)
- Element 9 is used by thread 7 (1X)

### **Ghost Cells**




```
global void convolution 1D tiled cache kernel (float *N, float *P,
int Mask Width, int Width) {
  int i = blockIdx.x*blockDim.x + threadIdx.x;
  shared float N ds[TILE SIZE];
 N ds[threadIdx.x] = N[i];
  syncthreads();
  int This tile start point = blockIdx.x * blockDim.x;
  int Next tile start point = (blockIdx.x + 1) * blockDim.x;
  int N start point = i - (Mask Width/2);
  float Pvalue = 0;
  for (int j = 0; j < Mask Width; <math>j ++) {
     int N index = N start point + j;
     if (N index >= 0 && N index < Width) {
       if ((N index >= This tile start point)
         && (N index < Next tile start point)) {
         Pvalue += N ds[threadIdx.x+j-(Mask Width/2)]*M[j];
      } else {
         Pvalue += N[N index] * M[j];
 P[i] = Pvalue;
```

## Analysis - Small 1D Example



- TILE\_SIZE = 8, Mask\_Width=5
- Output and input tiles for block 1
- For Mask\_Width = 5, each block loads
   8+5-1 = 12 elements (12 memory loads)

# Each output P element uses 5 N elements (in N\_ds)



- P[8] uses N[6], N[7], N[8], N[9], N[10]
- P[9] uses N[7], N[8], N[9], N[10], N[11]
- P[10] uses N[8], N[9], N[10], N[11], N[12]
- •
- P[14] uses N[12], N[13], N[14], N[15],N[16]
- P[15] uses N[13], N[14], N[15], N[16], N[17]

A Total of 8 \* 5 N elements are used for the output tile.

## A simple way to calculate tiling benefit


- (8+5-1)=12 elements loaded
- 8\*5 global memory accesses replaced by shared memory accesses
- This gives a bandwidth reduction of 40/12=3.3

### In General, in 1D

- TILE\_SIZE + Mask\_Width -1 elements loaded
- TILE\_SIZE \* Mask\_Width global memory accesses replaced by shared memory access

 This gives a reduction of bandwidth by (TILE\_SIZE \*Mask\_Width)/(TILE\_SIZE+Mask\_Width-1)

## Another Way to Look at Reuse



- N[6] is used by P[8] (1X)
- N[7] is used by P[8], P[9] (2X)
- N[8] is used by P[8], P[9], P[10] (3X)
- N[9] is used by P[8], P[9], P[10], P[11] (4X)
- N[10] is used by P[8], P[9], P[10], P[11], P[12] (5X)
- ... (5X)
- N[14] is uses by P[12], P[13], P[14], P[15] (4X)
- N[15] is used by P[13], P[14], P[15] (3X)

## Another Way to Look at Reuse

- Each time an N\_ds element is used, it replaces an access to the global memory N element
- The total number of global memory accesses (to the (8+5-1)=12 N elements) replaced by shared memory accesses is

$$1 + 2 + 3 + 4 + 5 * (8-5+1) + 4 + 3 + 2 + 1$$
  
= 10 + 20 + 10  
= 40  
So the reduction is  
 $40/12 = 3.3$ 

#### **Ghost Elements**

- For a boundary tile, we load
   TILE\_SIZE + (Mask\_Width-1)/2 elements
  - 10 in our example of Tile\_Width =8 and Mask\_Width=5
- Computing boundary elements do not access global memory for ghost cells
  - Total accesses is 3 + 4 + 6\*5 = 37 accesses

The reduction is 37/10 = 3.7

### In General for 1D Internal Tiles

 The total number of global memory accesses to the (TILE\_SIZE+Mask\_Width-1) N elements replaced by shared memory accesses is

```
1 + 2 + ... + Mask_Width-1+ Mask_Width * (TILE_SIZE - Mask_Width+1) + Mask_Width-1+... + 2 + 1
= ((Mask_Width-1) *Mask_Width)/2 + Mask_Width*(TILE_SIZE-Mask_Width+1) + ((Mask_Width-1) *Mask_Width)/2
= (Mask_Width-1) *Mask_Width+ Mask_Width*(TILE_SIZE-Mask_Width+1)
```

= Mask\_Width\*(TILE\_SIZE)

### Bandwidth Reduction in 1D

The reduction is


Mask\_Width \* (TILE\_SIZE)/(TILE\_SIZE+Mask\_Width-1)

Tile_Width	16	32	64	128	256
Reduction Mask_Width = 5	4.0	4.4	4.7	4.9	4.9
Reduction Mask_Width = 9	6.0	7.2	8.0	8.5	8.7

## Tiling P

- Use a thread block to calculate a tile of P
  - Each output tile is of TILE\_SIZE for both x and y


```
-row_o = blockIdx.y*TILE_SIZE + ty;
```






## Tiling N

 Each N element is used in calculating up to KERNEL\_SIZE \* KERNEL\_SIZE P elements (all elements in the tile)



# Input tiles need to be larger than output tiles




### ← Input Tile

We will use a strategy where the input tile will be loaded into the shared memory.

## Dealing with Mismatch

- Use a thread block that matches input tile
  - Each thread loads one element of the input tile
  - Some threads do not participate in calculating output
    - There will be if statements and control divergence


# Shifting from output coordinates to input coordinates



# Shifting from output coordinates to input coordinates

```
int tx = threadIdx.x;
int ty = threadIdx.y;
int row_o = blockIdx.y * TILE_SIZE + ty;
int col_o = blockIdx.x * TILE_SIZE + tx;
int row_i = row_o - 2;
int col i = col o - 2;
```

## Threads that loads halos outside N should return 0.0



### Taking Care of Boundaries

```
float output = 0.0f;
  if ((row i >= 0) \&\& (row i < N.height) \&\&
     (col i >= 0) && (col i < N.width)) {
    Ns[ty][tx] = N.elements[row i*N.width]
                     + col i];
  else{
    Ns[ty][tx] = 0.0f;
```

# Some threads do not participate in calculating output

```
if(ty < TILE_SIZE && tx < TILE_SIZE) {
    for(i = 0; i < 5; i++) {
        for(j = 0; j < 5; j++) {
            output += Mc[i][j] * Ns[i+ty][j+tx];
        }
    }
}</pre>
```

### Some threads do not write output

## Setting Block Size

```
#define BLOCK_SIZE (TILE_SIZE + 4)
dim3 dimBlock(BLOCK_SIZE, BLOCK_SIZE);
```

In general, block size should be tile size + (kernel size -1)

#### More on Sizes

- BLOCK\_SIZE is limited by the maximal number of threads in a thread block
- Input tile sizes could be N\*TILE\_SIZE + (KERNEL\_SIZE-1)
  - By having each thread calculate N input points (thread coarsening)
  - N is limited is limited by the shared memory size
- KERNEL\_SIZE is decided by application needs

### 8x8 Output Tile

- KERNEL\_SIZE = 5
- 12X12=144 N elements need to be loaded into shared memory
- The calculation of each P element needs to access 25 N elements
- 8X8X25 = 1600 global memory accesses are converted into shared memory accesses
- A reduction of 1600/144 = 11X

#### In General in 2D

- (TILE\_SIZE+ KERNEL\_SIZE -1)<sup>2</sup> N elements need to be loaded into shared memory
- The calculation of each P element needs to access KERNEL\_SIZE <sup>2</sup> N elements
- TILE\_SIZE<sup>2</sup> \* KERNEL\_SIZE<sup>2</sup> global memory accesses are converted into shared memory accesses
- The reduction is

```
TILE_SIZE<sup>2</sup> * KERNEL_SIZE <sup>2</sup> / (TILE_SIZE + KERNEL_SIZE -1)<sup>2</sup>
```

#### Bandwidth Reduction in 2D

The reduction is

TILE_SIZE	8	16	32	64
Reduction KERNEL_SIZE = 5	11.1	16	19.7	22.1
Reduction KERNEL_SIZE = 9	20.3	36	51.8	64