

# **Computer Architecture Course**

# LAB 2

# **Armv8-A Instruction Encoding**

Issue 1.0

# **Contents**

| 1 | Int  | roduction  | 1  |
|---|------|--|----|
|   | 1.1  | Lab overview                                       | 1  |
| 2 | Re   | quirements   | 1  |
| 3 | Ins  | truction encodings                                 | 2  |
|   | 3.1  | Task: Obtaining encodings                          | 2  |
|   | 3.2  | Exercise: Interpreting the encodings               | 4  |
| 4 | En   | coding immediate values in Armv8-A                 | 8  |
|   | 4.1  | Exercise: Move instruction                         | 8  |
|   | 4.2  | Exercise: ADD/SUB instructions                     | 8  |
|   | 4.3  | Logical and bitfield instructions immediate values | 9  |
|   | 4.3. | 1 Exercise   | 10 |
| 5 | Ins  | truction aliases in Armv8-A                        | 12 |
|   | 5.1  | Exercise   | 12 |
| 6 | Sui  | mmary  | 14 |
| 7 | Ad   | ditional references                                | 15 |

## 1 Introduction

### 1.1 Lab overview

At the end of this lab, you will be able to:

- Use GNU Toolchain to obtain instruction encodings in a human-readable format.
- Categorize the Armv8-A AArch64 instruction encodings according to respective bit fields.
- Identify what some of the AArch64 instruction encoding fields mean.
- Demonstrate how the Armv8-A instructions encode immediate values.
- Compare Armv8-A instruction alias with their respective base instructions.

## 2 Requirements

Before attempting this lab, ensure that you have already completed the installation instructions in the *Getting Started Guide* provided with this course.

The prerequisites for this lab are:

- Familiarity with Arm assembly
- Verilog

This lab requires files generated from Lab 1 and the use of Arm Education Core from

Educore-SingleCycle.zip. (Lab 2 comes with

Educore-SingleCycle.zip as well, which is similar to the one used in Lab 1).

# 3 Instruction encodings

The Armv8-A instructions have a fixed width of 32 bits. Each instruction is encoded in terms of 32 bits of 1s and 0s. A processor running these instructions will have to decode these encodings.

## 3.1 Task: Obtaining encodings

In Lab 1, we used the **Diffeoity** command to obtain these encodings in a Verilog Memory Model hexadecimal format. These encodings are then read into the "instruction memory" in the Arm Education Core testbench file. The processor then decodes these encodings and executes them accordingly.

To obtain the instruction encodings in a more human-readable format, we shall use the objdump tool that is provided with the GNU Toolchain you downloaded in the *Getting Started Guide*. Follow these steps:

- 1. Create a folder in your working directory called **Lab\_2** (**C:\Workspace\Lab\_2**).
- 2. Copy and extract **Educore-SingleCycle.zip** into your Lab\_2 folder.
- 3. Copy the final ELF file and corresponding .mem file generated in Lab 1 into the **Lab\_2** folder. Make sure you retain the same name of the ELF and mem files (**Cest\_STRCPY.eIF** and **Sest\_STRCPY.mem**).
- 4. Change directory into the **Land** folder and run the GNU objdump tool by using the following command:

```
cd Lab_2
aarch64-none-elf-objdump -d test_STRCPY.elf >
test_STRCPY_disassembly.log
```

#### Note:

| Command/switch    | Description   |
|-------------------|---|
| aarch64-none-elf- | aarch64-none-cif-objdump  |
| objdump           | <pre><pre><pre><pre><pre><pre><pre><pre></pre></pre></pre></pre></pre></pre></pre></pre>          |
|                   |   |
| -et               | Display assembler contents of executable sections   |
|                   |   |
| >                 | This is a Windows operator to shift the displayed contents into a specified file (e.g., log file) |

5. Open the generated **Test\_STRCPY\_disassembly.log** file; the file should have the following content:

Disassembly of section .text:

```
00000000000000000 <_start>:
                                     x0, #0x50
   0: d2800a00
                                                                           // #80
                          mov
   4:
        d2802781
                           mov
                                     x1, #0x13c
                                                                           // #316
   8: d2800ca5
                                                                           // #101
                           mov
                                     x5, #0x65
                                     x6, #0x66
  c: d2800cc6
                                                                           // #102
                         mov

      10:
      38000005
      sturb

      14:
      38001006
      sturb

      18:
      3800201f
      sturb

                                    w5, [x0]
                                     w6, [x0, #1]
                           sturb
                                     wzr, [x0, #2]
0000000000000001c <_strcpyloop>:
                      ldrb
         38401402
                                     w2, [x0], #1
       38001422
  20:
                           strb
                                     w2, [x1], #1
  24: f100005f
                          cmp
                                     x2, #0x0
  28: 54ffffa1
2c: d503203f
                                     1c <_strcpyloop> // b.any
                          b.ne
                           yield
```

Figure 1: Snapshot of disassembly of test\_STRPCY.elf

6. Compare the encodings in the **SESS\_STRCPY.MCM** file you used, as shown below:

```
000000000
00 0A 80 D2 81 27 80 D2 A5 0C 80 D2 C6 0C 80 D2
05 00 00 38 06 10 00 38 1F 20 00 38 02 14 40 38
22 14 00 38 5F 00 00 F1 A1 FF FF 54 3F 20 03 D5
```

#### **Observations:**

- @00000000 corresponds to **-TGENG=** switch during compilation, which specifies starting address (0x0) for the output file.
- The Least Significant Byte of the encoding is stored first.

```
Least Significant Byte 00
0A
80
Most Significant Byte D2
```

## 3.2 Exercise: Interpreting the encodings

The following shows the final code used in Lab 1's test STRCPY.s:

```
.global _start
.text
start:
//place move instructions here
      MOVZ X0, #0x0050
      MOVZ X1, #0x013C
      MOVZ X5, #0x65
      MOVZ X6, #0x66
// store values in memory
      STURB W5, [X0]
      STURB W6, [X0, #1]
      STURB WZR, [X0, #2]
//strcpy operation
_strcpyloop:
// Load byte into W2 from memory pointed to by X0 (*src). X0 is incremented.
  LDRB W2, [X0], #1
// Store byte in W2 into memory pointed to by W2 (*dst). X1 is incremented.
 STRB W2, [X1], #1
 CMP
            X2, #0
                          // Was the byte 0?
 BNE
             _strcpyloop // If not, repeat the _strcpyloop
YIELD
```

In this exercise, we will decode some of the Armv8-A instructions used in test\_STRCPY.s, specifically these instructions:

- MOVZ
- LDRB
- STRB
- BNE

Based on the encodings obtained in <u>Task: Obtaining encodings</u>, answer the following questions:

1. For the instruction MOVZ X0, #0x0050, the encoding (as obtained from **GESE\_STRCPY.Mem**) is:

d2800a00

mov

x0, #0x50

where 0xD2 is the most significant byte and 0x00 is the least significant byte.

The full syntax of an Armv8-A **MOV** instruction is as follows:

where {, LSL #shift} is an optional shift that can be implemented on the immediate value.

The following table shows the instruction encoding format for the MOVZ instruction. Based on the encoding obtained for **XOVZ XO**, **#OXOOSO**, complete the table below:

| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 21 | . 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12  | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2  | 1 | 0 |
|----|----|----|----|----|----|----|----|----|-------|------|----|----|----|----|----|----|----|-----|----|----|---|---|---|---|---|---|---|----|---|---|
| sf | 1  | 0  | 1  | 0  | 0  | 1  | 0  | 1  | hw    |      |    |    |    |    |    | i  | mn | า16 |    |    |   |   |   |   |   |   |   | ₹d |   |   |

For instruction MOVZ X0,  $\#0\times0050$ , fill up the corresponding encoding values below:

| Register field | Description  | Value                   |
|----------------|--|-------------------------|
| sf             | If 1, 64-bit variant. (MOVZ <xd>,) If 0, 32-bit variant. (MOVZ <wd>,)</wd></xd>  |                         |
| hw             | Encodes the <shift>.  Usage example: MOVZ X0, #1 , lsl #16  For 64-bit variant:  00 - default  01 - 16  10 - 32  11 - 48</shift> | 00 (no shift specified) |
| imm16          | 16-bit unsigned immediate (0 to 65535)   |                         |
| Rd             | General-purpose destination registers are encoded here.  |                         |

2. For the instruction 1drb w2, [x0], #1, the encoding (as obtained from test\_STRCPY.mem) is:

38401402

ldrb

w2, [x0], #1

where 0x38 is the most significant byte and 0x02 is the least significant byte.

Full syntax:

LDRB <Wt>, [<Xn|SP>], #<simm>

Instruction encoding (post-index version):

| 31 | . 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 19 | 18 | 17 | 16  | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7  | 6 | 5 | 4 | 3 | 2  | 1 | 0 |
|----|------|----|----|----|----|----|----|----|----|----|-------|----|----|-----|----|----|----|----|----|----|---|---|----|---|---|---|---|----|---|---|
| 0  | 0    | 1  | 1  | 1  | 0  | 0  | 0  | 0  | 1  | 0  | -     |    | ir | nms | 9  |    |    |    | 0  | 1  |   | F | Rn |   |   |   |   | Rt |   |   |

For instruction LDRB X2, [X0], #1, fill up the corresponding encoding values below:

| Register field | Description                              | Value |
|----------------|--|-------|
| imm9           | <simm></simm>                            |       |
|                | 9-bit signed immediate (-256 to 255)     |       |
| Bits[11:10]    | 01 – post index.                         | 01    |
|                | If pre-index, this encoding would be 11. |       |
| Rn             | 64-bit general-purpose base register is  |       |
|                | encoded here, or stack pointer.          |       |
| Rt             | 32-bit general-purpose destination to be |       |
|                | transferred to is encoded here.          |       |

3. For the instruction STRB W2, [X1], #1, the encoding (as obtained from test\_STRCPY.mem) is:

38001422

strb

w2, [x1], #1

where 0x38 is the most significant byte and 0x22 is the least significant byte.

Syntax:

STRB <Wt>, [<Xn|SP>], #<simm>

Instruction encoding (post-index version):

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5

For instruction STRB X2, [X1], #1, fill up the corresponding encoding values below:

| Register field | Description                              | Value |
|----------------|--|-------|
| imm9           | <simm></simm>                            |       |
|                | 9-bit signed immediate (-256 to 255)     |       |
| Bits[11:10]    | 01 – post index.                         | 01    |
|                | If pre-index, this encoding would be 11. |       |

| Rn | 64-bit general-purpose base register is encoded here, or stack pointer. |
|----|---|
| Rt | 32-bit general-purpose destination to be                                |
|    | transferred from is encoded here.                                       |

4. For the instruction BNE \_strcpyloop, the encoding (as obtained from **GESG\_STRCPY.MEM**) is:

where 0x54 is the most significant byte and 0xa1 is the least significant byte.

Instruction encoding:



For instruction BNE \_strcpyloop , fill up the corresponding encoding values below:

| Register field | Description   | Value                       |
|----------------|---|-----------------------------|
| cond           | Standard Arm conditions   | 0001 (cond = ne, not equal) |
| label          | Program label. Its offset from the address of this instruction, in the range +/-1MB, is encoded as "imm19" times 4. |                             |

a. Notice that the label in the encoding supports a range of positive and negative numbers. What is the integer value of the two's complement of **imm19**? Does this integer value match the offset between the BNE instruction and the label?

**Note:** The Armv8-A Architecture Reference Manual documents the encodings for all supported instructions.

# 4 Encoding immediate values in Armv8-A

The Armv8-A AArch64 instructions are 32 bits wide. This means that encoding immediate values (constant numbers embedded into the instruction itself) are constrained by limited space within the instruction encoding. The AArch64 has clever ways to encode immediate values.

## 4.1 Exercise: Move instruction

The move instructions (MOVZ, MOVK, and MOVN) have a 16-bit field for encoding the immediate values (0-65,536 values). The immediate values can be optionally shifted by 0, 16, 32, or 48 bits. In this way, the instruction can accommodate more immediate values.

Answer the following questions:

1. What is the result of X1 in the following instruction? You may use the Arm Education Core to simulate the answer:

2. Why will you get a compilation error if you executed the following instruction? What alternative instruction can you use instead that would produce the same result?

## 4.2 Exercise: ADD/SUB instructions

The ADD/SUB instructions (including ADDS and SUBS) have a 12-bit field for encoding immediate values (0 - 4096). It can be optionally shifted by 0 or 12.

Answer the following questions:

1. What is the result of X3 in the following instruction? X1 should still hold the result from <a href="Exercise: Move instruction">Exercise: Move instruction</a>. You may use the Arm Education Core to simulate the answer:

2. Why will you get a compilation error if you executed the following instruction? What alternative instruction can you use instead that would produce the same result?

## 4.3 Logical and bitfield instructions immediate values

The logical instructions (such as **AND, ORR, EOR,** and **ANDS**) and bitfield instructions (such as **SBFM**, **BFM**, and **UBFM**) encode their immediate values with only 13 bits in the instruction encoding. These instructions use a *bitmask* method whereby an immediate value is made up of elements. An element is a sub-pattern that can be 2, 4, 8, 16, 32, or 64-bits in length. The element is then replicated across the register width. **It is not allowed for the element to have either all 1s or all 0s.** Table 1 shows an example of an 8-bit element with pattern "00000011" being replicated across the 64-bit register width.

| 00000011     | 00000011        | 00000011        | 00000011         | 00000011        | 00000011      | 00000011      | 00000011    |
|--------------|-----------------|-----------------|------------------|-----------------|---------------|---------------|-------------|
| Table 1: 8-b | oit element rep | olicated across | s the register v | vidth. The eler | nent contains | pattern 00000 | 0011 (imms: |
|              |                 |                 | 110001, im       | mr=0, N=0)      |               |               |             |

The following table shows the instruction encoding format for logical instruction, and in this case, the AND (immediate) instruction.

| 3 | 1 3 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19  | 18 | 17 | 16 | 15 | 14 | 13  | 12 | 11 | 10 9 | 8 | 7  | 6 | 5 | 4 | 3 | 2  | 1 | 0 |
|---|-----|----|----|----|----|----|----|----|----|----|----|----|-----|----|----|----|----|----|-----|----|----|------|---|----|---|---|---|---|----|---|---|
| S |     | )  | 0  | 1  | 0  | 0  | 1  | 0  | 0  | N  |    |    | imı | mr |    |    |    |    | imı | ms |    |      |   | Rn |   |   |   |   | ₹d |   | ٦ |

Table 2: Encoding of the AND (immediate) instruction

The encoding of the immediate values of logical instructions is done using 13 bits spread across three fields, which are the XI-bit (1 bit), XIMINIST bits (6 bit) and XIMINIST bits (6 bits). This encoding method does not encode for all 2^13 (8192) values. However, it encodes 5334 possible 64-bit numbers, which allows for a useful set of bit patterns, as you will see in the explanation below.

The element pattern and size are encoded using the **XX**-bit and **XXXXXXX** in this way:

| N | imr | ns[5: | 0] |   |   |   | Element size (bits) |
|---|-----|-------|----|---|---|---|---------------------|
| 0 | 1   | 1     | 1  | 1 | 0 | Χ | 2                   |
| 0 | 1   | 1     | 1  | 0 | Х | Χ | 4                   |
| 0 | 1   | 1     | 0  | Χ | Χ | Χ | 8                   |
| 0 | 1   | 0     | Χ  | Χ | Χ | Χ | 16                  |
| 0 | 0   | Χ     | Χ  | Χ | Χ | Χ | 32                  |
| 1 | Х   | Χ     | Χ  | Х | Х | Χ | 64                  |

Copyright © 2020 Arm Limited (or its affiliates). All rights reserved.

#### Table 3: N and imms encoding

- The **X** bit and upper bits of **XXXXXXX** (shaded in gray in Table 3) encodes the size of an element.
- The lower **23112315** bits (Xs) encode the number of consecutive 1s in the pattern of the element.
- You would notice in Table 3 that the first most significant "0" separates the "upper bits" and "lower bits" of the **211111115** encoding.

#### For example:

| Encoding                           | Meaning   | Resulting element  |
|------------------------------------|---|--|
| N=0, imms=111100<br>immr=0         | 2-bit element. 0 indicates that there is one 1 in the element. Do recall that an element cannot contain all 0s or all 1s. | <b>0)001</b>   |
| N=0, imms=11110 <b>1</b><br>immr=0 | 2-bit element. 1 indicates that there are two 15 in the element.  | Not valid. An element is not allowed to have all 1s or 0s. |
| N=1, imms= <b>111101</b><br>immr=0 | 64-bit element. <b>111101</b> (decimal=61) indicates there are 62 <b>15</b> in the element.                               | e_eeee<br>e_eeee   |

#### 4.3.1 Exercise

Answer the following question:

1. Complete the following table.

| N | imms           | immr   | Element<br>size | Number of 1s | Number of right rotation | Resulting element  | Resulting 64-bit value                |
|---|----------------|--------|-----------------|--------------|--------------------------|--|---------------------------------------|
| 0 | 11110 <b>0</b> | 000000 | 2               | 1            | 0                        | obo1   | <b>●X</b> 5555_5555_5<br>555<br>_5555 |
| 0 | 11110 <b>1</b> | 000000 | 2               | 2            | 0                        | Not valid. An element is not allowed to have all 1s or 0s. | -                                     |
| 1 | 111101         | 000000 | 64              | 62           | 0                        | oxufff_fff<br>f_ffff                                       |                                       |

|   |        |        |    |  | _2222 |  |
|---|--------|--------|----|--|-------|--|
| 0 | 100010 | 000000 | 16 |  |       |  |
| 0 | 001011 | 011110 |    |  |       |  |

2. Create a new Assembly file in your **Lab\_** workspace called test\_Lab2.s:

3. Simulate the following instructions in Arm Education Core (obtained from **Educore-SingleCycle.zip**)

```
cd Lab_2
aarch64-none-elf-gcc -nostdlib -nodefaultlibs -lgcc -gdwarf-4
-Wa,-march=armv8-a -Wl,-Ttext=0x0 -Wl,-N -o test_Lab2.elf
test_Lab2.s
aarch64-none-elf-objcopy -O verilog test_Lab2.elf test_Lab2.mem
cd Educore-SingleCycle
iverilog -Wall -Wno-timescale -Wno-implicit-dimensions -I head/ -t
vvp -y src/ -s test_Educore src/* tests/* -o test_Educore.vvp
vvp test_Educore.vvp -lx2 +TEST_CASE=../test_Lab2.mem
gtkwave dump.lx2
```

- a. What is the result of register X6?
- b. What is the result of register X7?
- c. Show the waveform for the corresponding **XX, 2111211135**, and **2111211125** signals from the Immediate Decoder module for the above AND and ORR instruction. Are the values in the register X6, X7 as expected? Are the values in signals **XX, 211121125**, and **211121125** as expected?

## 5 Instruction aliases in Armv8-A

The Armv8-A architecture supports a long list of 32-bit instructions, as documented in the Armv8-A Architecture Reference Manual. A few of these instructions are aliases of their base instructions, where some constants are assigned to the encoded fields of the alias instruction. Doing so accommodates fairly common usage or more naturally readable instruction. The exercise in this section will demonstrate some examples of instruction aliases.

#### 5.1 Exercise

In Figure 1, you may have noticed that in the disassembly log file, the MOVZ instruction is being disassembled as a MOV instruction instead. In this exercise, we will investigate why this is the case.

```
Disassembly of section .text:
                                  why not MOVZ?
00000000000000000 <_sta<u>rt>:</u>
                                x0, #0x50
       d2800a00
                                                                 // #80
   0:
                        mov
   4:
       d2802781
                        mov
                                x1, #0x13c
                                                                 // #316
                                x5, #0x65
  8:
       d2800ca5
                                                                 // #101
                        mov
   c:
       d2800cc6
                                x6, #0x66
                                                                 // #102
                        mov
  10:
       38000005
                                w5, [x0]
                        sturb
  14:
       38001006
                                w6, [x0, #1]
                        sturb
       3800201f
                        sturb
  18:
                                wzr, [x0, #2]
```

1. Make a copy of the Lab 1's final **test\_STRCPY.S** in **Lab\_2** folder and name the copied file **test\_RLIBS.S**.

2. In **CCS5\_RLIAS.S**, replace the first **MOVZ** instruction with **MOV**, and the **CMP** instruction with **SUBS**, such as shown in the following code snippet:

```
_start:

// address values

MOV X0, #0x0050

MOVZ X1, #0x013C
```

```
_strcpyloop:

LDRB W2, [X0], #1

STRB W2, [X1], #1

SUBS XZR, X2, #0 // Was the byte 0?

BNE _strcpyloop

YIELD
```

3. Assemble and run the objdump command to obtain the encodings.

```
cd Lab_2
aarch64-none-elf-gcc -nostdlib -nodefaultlibs -lgcc -gdwarf-4
-Wa,-march=armv8-a -Wl,-Ttext=0x0 -Wl,-N -o test_ALIAS.elf test_ALIAS.s
aarch64-none-elf-objdump -d test_ALIAS.elf > test_ALIAS_disassembly.log
```

Answer the following questions:

- 1. For instruction SUBS XZR, X2, #0, what is **XZR**? (Hint: Read about Zero Register in Additional references)
- According to the Armv8-A Architecture Reference Manual, MOV (wide immediate) is an alias of MOVZ. MOV (wide immediate) is preferred when the immediate value is not zero and has no optional shift.

What are your observations for the encodings of MOV X0,  $\#0 \times 0050$  and MOVZ X0,  $\#0 \times 0050$  instructions?

3. What are your observations for the encodings of SUBS XZR, X2, #0 and CMP X2, #0? Use the diagrams below to explain why your observation is so.

## encoding (alias instruction):



### **SUBS** encoding (base instruction):

| 31 | 1 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 22 21 |       | 10 | 9 |    | 5 | 4 |    | 0 |
|----|------|----|----|----|----|----|----|----------|-------|----|---|----|---|---|----|---|
| S  | f 1  | 1  | 1  | 0  | 0  | 0  | 1  | 0 sh     | imm12 |    |   | Rn |   |   | Rd |   |
|    | or   | S  |    |    |    |    |    |          |       |    |   |    |   |   |    |   |

# 6 Summary

In this lab, we have learned how encodings are interpreted. We also learned that there are instruction aliases in the Armv8-A ISA. In the next lab, we will take a closer look at single-cycle Arm Education Core's microarchitecture.

## 7 Additional references

#### **Armv8-A Architecture Reference Manual**

https://developer.arm.com/docs/ddi0487/latest/arm-architecture-reference-manual-armv8-for-armv8-a-architecture-profile

Arm Cortex-A Series Programmer's Guide for Armv8-A (read Armv8 Register chapter)

https://developer.arm.com/docs/den0024/a/preface

#### Article on AArch64 immediate values encoding

- <a href="https://dinfuehr.github.io/blog/encoding-of-immediate-values-on-aarch64/">https://dinfuehr.github.io/blog/encoding-of-immediate-values-on-aarch64/</a>
- https://gist.github.com/dinfuehr/51a01ac58c0b23e4de9aac313ed6a06a

### **A64 Base Instructions**

• https://developer.arm.com/documentation/ddi0596/2021-03/Base-Instructions

#### Zero register

- <a href="https://developer.arm.com/documentation/den0024/a/ARMv8-Registers/AArch64-special-registers/Zero-register">https://developer.arm.com/documentation/den0024/a/ARMv8-Registers/AArch64-special-registers/Zero-register</a>
- https://developer.arm.com/documentation/den0024/a/An-Introduction-to-the-ARMv8-Instruction-Sets/The-ARMv8-instruction-sets/Registers
- <a href="https://developer.arm.com/documentation/den0024/a/ARMv8-Registers">https://developer.arm.com/documentation/den0024/a/ARMv8-Registers</a>