

CMPE 12 Lab Report # 2

John Allard
TUTOR
Lab Section #2

October 16th, 2014

Contents

| | | |
|----------|--------------------------------|----------|
| 1 | Overview | 3 |
| 2 | Device IO | 3 |
| 2.1 | Input | 3 |
| 2.2 | Output | 3 |
| 3 | Registers | 3 |
| 3.1 | Source Registers | 3 |
| 3.2 | Instruction Register | 3 |
| 3.3 | Destination Register | 3 |
| 4 | ALU Logic | 3 |
| 4.1 | NOT | 3 |
| 4.2 | AND | 3 |
| 5 | ALU Arithmetic | 3 |
| 6 | Output Selection | 3 |
| 6.1 | Bad Code | 3 |

1 Overview

This lab, unlike lab 1, consisted of a single goal. Construct a simple 8-bit ALU using the MultiMedia Logic program. The entire ALU had to be built from scratch, minus a few hints on how to design the input and output layout for the device. This meant that it was completely up to us to determine how we want to divide up, layout, and implement the functionality required by this lab. This meant that a large portion of our time would be spent planning and prototyping the different parts of the ALU individually before assembling them into one complete unit. Because this device consists of so many individual components, it has been laid out over 6 consecutive pages in the lab2.lgi document. The list below will inform you what components are on which pages :

1. Page 1 - Opcode input, operand inputs, input and output displays, state LED's.
2. Page 2 - Source Registers 1 and 2 (SR1 SR2), Instruction Register (IR), and first level Opcode decoder.
3. Page 3 - 8-bit Ripple Carry Full-Adder. This takes the data from the SR1 and SR2 registers, the carry-in bit, and produces an 8-bit sum plus a carry out bit.
4. Page 4 - Destination Register (DR), holds the final output of the last operation. This page also contains the logic that controls the output LEDs (P, N, Z, COUT, etc.).
5. Page 5 - ALU Logic Control Section. This section takes the data from SR1 and SR2 and performs the AND and NOT operations on the data.
6. Page 6 - The final output destination multiplexer. This device takes the results from all of the ALU's functions (AND, ADD, NOT), and determines which of these outputs to route to the destination register (DR) based on the current instruction from the IR.

2 Device IO

2.1 Input

2.2 Output

3 Registers

3.1 Source Registers

3.2 Instruction Register

3.3 Destination Register

4 ALU Logic

4.1 NOT

4.2 AND

5 ALU Arithmetic

6 Output Selection

6.1 Bad Code