




Seit 1994
001-001-103 0
Designs: 8er Pack



Design Rules Verification Report

Filename : C:\Users\benja_000\Documents\Altium\Projects\EtchaSound\PCB1.CSPcbDoc

Warnings 0
Rule Violations 0

Warnings	
Total	0


Rule Violations	
Unpoured Polygon (Allow unpoured: False)	0
Silk primitive without silk layer	0
Silk to Silk (Clearance=1mil) (All),(All)	0
Silk To Solder Mask (Clearance=1mil) (IsPad),(All)	0
Minimum Solder Mask Sliver (Gap=1mil) (All),(All)	0
Hole To Hole Clearance (Gap=10mil) (All),(All)	0
Hole Size Constraint (Min=1mil) (Max=150mil) (All)	0
Height Constraint (Min=0mil) (Max=1000mil) (Prefered=500mil) (All)	0
Width Constraint (Min=10mil) (Max=50mil) (Preferred=10mil) (All)	0
Power Plane Connect Rule(Direct Connect)(Expansion=20mil) (Conductor Width=10mil) (Air Gap=10mil) (Entries=4)	0
Clearance Constraint (Gap=8mil) (All),(All)	0
Un-Routed Net Constraint (All)	0
Short-Circuit Constraint (Allowed=No) (All),(All)	0
Power Plane Connect Rule(Relief Connect)(Expansion=20mil) (Conductor Width=10mil) (Air Gap=10mil) (Entries=4)	0
Total	0








Electrical Rules Check Report

[illegible]


[illegible]

Class	Document	Message
Warning	Top Level.SchDoc	Nets Wire SWITCH_1 has multiple names (Sheet Entry U_Encoders_X-SWITCH_1(Passive),Sheet Entry U_Processor-X_SWITCH(Input))
Warning	Top Level.SchDoc	Nets Wire SWITCH_1 has multiple names (Sheet Entry U_Encoders_Y-SWITCH_1(Passive),Sheet Entry U_Processor-Y_SWITCH(Input))
Warning	Top Level.SchDoc	Nets Wire USB_BOOT has multiple names (Sheet Entry U_Communications-USB_BOOT(Output),Sheet Entry U_Processor-BOOT0(Input))
Warning	Processor.SchDoc	NetU5_2 contains IO Pin and Input Port objects (Port X_SWITCH)
Warning	Processor.SchDoc	NetU5_3 contains IO Pin and Input Port objects (Port ENCODER_XA)
Warning	Processor.SchDoc	NetU5_4 contains IO Pin and Input Port objects (Port ENCODER_XB)
Warning	Processor.SchDoc	NetU5_27 contains IO Pin and Input Port objects (Port Y_SWITCH)
Warning	Processor.SchDoc	NetU5_29 contains IO Pin and Input Port objects (Port ENCODER_YA)
Warning	Processor.SchDoc	NetU5_30 contains IO Pin and Input Port objects (Port ENCODER_YB)
Warning	Processor.SchDoc	NetU5_42 contains IO Pin and Input Port objects (Port VBUS)
Warning	Top Level.SchDoc	SWITCH_1 contains Input Sheet Entry and Unspecified Sheet Entry objects (Sheet Entry U_Processor-X_SWITCH(Input))
Warning	Top Level.SchDoc	SWITCH_1 contains Input Sheet Entry and Unspecified Sheet Entry objects (Sheet Entry U_Processor-Y_SWITCH(Input))







Title		
Size B	Number	Revision
Date: 8/28/2019	Sheet of	
File: C:\Users\...\Analog_SchDoc	Drawn By:	







Title		
Size	Number	Revision
A		
Date:	8/28/2019	Sheet of
File:	C:\Users\...\Audio.SchDoc	Drawn By:




Title		
Size	Number	Revision
A		
Date:	8/28/2019	Sheet of
File:	C:\Users\...\Communications.SchDoc	Drawn By:




Title		
Size	Number	Revision
A		
Date:	8/28/2019	Sheet of
File:	C:\Users\...\Encoders.SchDoc	Drawn By:



Title		
Size	Number	Revision
A		
Date:	8/28/2019	Sheet of
File:	C:\Users\...\Power Supplies.SchDoc	Drawn By:





Title		
Size	Number	Revision
A		
Date:	8/28/2019	Sheet of
File:	C:\Users\...\Top Level.SchDoc	Drawn By: