

# LMC6044 CMOS Quad Micropower Operational Amplifier

Check for Samples: LMC6044

#### **FEATURES**

- Low Supply Current: 10 μA/Amp (Typ)
- Operates from 4.5V to 15.5V Single Supply
- Ultra Low Input Current: 2 fA (Typ)
- Rail-to-Rail Output Swing
- Input Common-Mode Range Includes Ground

#### **APPLICATIONS**

- Battery Monitoring and Power Conditioning
- Photodiode and Infrared Detector Preamplifier
- Silicon Based Transducer Systems
- Hand-Held Analytic Instruments
- pH Probe Buffer Amplifier
- Fire and Smoke Detection Systems
- Charge Amplifier for Piezoelectric Transducers

### **DESCRIPTION**

Ultra-low power consumption and low input-leakage current are the hallmarks of the LMC6044. Providing input currents of only 2 fA typical, the LMC6044 can operate from a single supply, has output swing extending to each supply rail, and an input voltage range that includes ground.


The LMC6044 is ideal for use in systems requiring ultra-low power consumption. In addition, the insensitivity to latch-up, high output drive, and output swing to ground without requiring external pull-down resistors make it ideal for single-supply battery-powered systems.


Other applications for the LMC6044 include bar code reader amplifiers, magnetic and electric field detectors, and hand-held electrometers.

This device is built with National's advanced Double-Poly Silicon-Gate CMOS process.

See the LMC6041 for a single, and the LMC6042 for a dual amplifier with these features.

#### **Connection Diagram**







These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

A

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



## Absolute Maximum Ratings(1)(2)

Differential Input Voltage	±Supply Voltage
Supply Voltage (V <sup>+</sup> - V <sup>-</sup> )	16V
Output Short Circuit to V <sup>+</sup>	See <sup>(3)</sup>
Output Short Circuit to V	See <sup>(4)</sup>
Lead Temperature (Soldering, 10 sec.)	260°C
Current at Input Pin	±5 mA
Current at Output Pin	±18 mA
Current at Power Supply Pin	35 mA
Power Dissipation	See <sup>(5)</sup>
Storage Temperature Range	−65°C to +150°C
Junction Temperature <sup>(5)</sup>	110°C
ESD Tolerance <sup>(6)</sup>	500V
Voltage at I/O Pin (V <sup>+</sup> )	+0.3V, (V <sup>-</sup> ) -0.3V

- (1) Absolute Maximum Ratings indicate limts beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is intended to be functional, but do not guarantee specific performance limits. For guaranteed specifications and test conditions, see the Electrical Characteristics. The guaranteed specifications apply only for the test conditions listed.
- (2) If Military/Aerospace specified devices are required, please contact the Texas Instruments Sales Office/Distributors for availability and specifications.
- (3) Do not connect output to V<sup>+</sup> when V<sup>+</sup> is greater than 13V or reliability may be adversely affected.
- (4) Applies to both single-supply and split-supply operation. Continuous short circuit operation at elevated ambient temperature can result in exceeding the maximum allowed junction temperature of 110°C. Output currents in excess of ±30 mA over long term may adversely affect reliability.
- (5) The maximum power dissipation is a function of  $T_{J(max)}$ ,  $\theta_{JA}$ , and  $T_A$ . The maximum allowable power dissipation at any ambient temperature is  $P_D = (T_{J(max)} T_A)/\theta_{JA}$ .
- (6) Human body model,  $1.5 \text{ k}\Omega$  in series with 100 pF.

## **Operating Ratings**

Operating realings		
Tomporatura Banga	LMC6044AI, LMC6044I	$-40$ °C $\leq T_J \leq +85$ °C
Temperature Range	Supply Voltage	4.5V ≤ V+ ≤ 15.5V
Ti 15 : (0 )(1)	14-Pin PDIP	85°C/W
Thermal Resistance (θ <sub>JA</sub> ) <sup>(1)</sup>	14-Pin SOIC	115°C/W
Power Dissipation		See <sup>(2)</sup>

(1) All numbers apply for packages soldered directly into a PC poard.

(2) For operating at elevated temperatures, the device must be derated based on the thermal resistance  $\theta_{JA}$  with  $P_D = (T_J - T_A)/\theta_{JA}$ .



## **Electrical Characteristics**

Unless otherwise specified, all limits guaranteed for  $T_A = T_J = 25^{\circ}\text{C}$ . **Boldface** limits apply at the temperature extremes.  $V^+ = 5V$ ,  $V^- = 0V$ ,  $V_{CM} = 1.5V$ ,  $V_O = V^+/2$ , and  $R_L > 1M$  unless otherwise specified.

Symbol	Parameter	Conditio	Typical <sup>(1)</sup>	LMC6044AI Limit <sup>(2)</sup>	LMC6044I Limit <sup>(2)</sup>	Units (Limit)	
Vos	Input Offcot Voltage			1	3	6	mV
	Input Offset Voltage			3.3	6.3	max	
TCV <sub>OS</sub>	Input Offset Voltage Average Drift			1.3			μV/°C
$I_B$	Input Bias Current			0.002	4	4	n / may
los	Input Offset Current			0.001	2	2	pA max
R <sub>IN</sub>	Input Resistance			>10			TeraΩ
CMRR	Common Mode Rejection	0V ≤ V <sub>CM</sub> ≤ 12.0V		75	68	62	dB
	Ratio	$V^{+} = 15V$			66	60	min
+PSRR	Positive Power Supply	5V ≤ V <sup>+</sup> ≤ 15V		75	68	62	dB
	Rejection Ratio	$V_0 = 2.5V$			66	60	min
-PSRR	Negative Power Supply	0V ≤ V <sup>-</sup> ≤ −10V		94	84	74	dB
	Rejection Ratio	$V_0 = 2.5V$			83	73	min
CMR				-0.4	-0.1	-0.1	V
	Input Common-Mode	V <sup>+</sup> = 5V & 15V			0	0	max
	Voltage Range	For CMRR ≥ 50 dB		V <sup>+</sup> - 1.9V	V+ - 2.3V	V <sup>+</sup> - 2.3V	V
					V+ - 2.5V	V+ - 2.4V	min
A <sub>V</sub>			0	1000	400	300	V/mV
		D 400 LO(3)	Sourcing		300	200	min
		$R_L = 100 \text{ k}\Omega^{(3)}$	0: 1:	500	180	90	V/mV
	0: 11/1/1/20:		Sinking		120	70	min
	Large Signal Voltage Gain		Sourcing	1000	200	100	V/mV
		D 05 1 0 (3)			160	80	min
		$R_L = 25 \text{ k}\Omega^{(3)}$	Ciplein a	250	100	50	V/mV
			Sinking		60	40	min
Vo			<u> </u>	4.987	4.970	4.940	V
		V <sup>+</sup> = 5V			4.950	4.910	min
		$R_L = 100 \text{ k}\Omega \text{ to } 2.5 \text{V}$		0.004	0.030	0.060	V
					0.050	0.090	max
				4.980	4.920	4.870	V
		V <sup>+</sup> = 5V			4.870	4.820	min
		$R_L = 25 \text{ k}\Omega \text{ to } 2.5 \text{V}$		0.010	0.080	0.130	V
					0.130	0.180	max
	Output Swing			14.970	14.920	14.880	V
		V <sup>+</sup> = 15V			14.880	14.820	min
		$R_L = 100 \text{ k}\Omega \text{ to V}^{+}/2$		0.007	0.030	0.060	V
					0.050	0.090	max
				14.950	14.900	14.850	V
		V <sup>+</sup> = 15V			14.850	14.800	min
		$R_L = 25 \text{ k}\Omega \text{ to V}^+/2$		0.022	0.100	0.150	V
					0.150	0.200	max

<sup>(1)</sup> Typical Values represent the most likely parametric norm.

<sup>(2)</sup> All limits are guaranteed at room temperature (standard type face) or at operating temperature extremes (bold face type).

<sup>(3)</sup>  $V^+ = 15V$ ,  $V_{CM} = 7.5V$  and  $R_L$  connected to 7.5V. For Sourcing tests,  $7.5V \le V_O \le 11.5V$ . For Sinking tests,  $2.5V \le V_O \le 7.5V$ .



## **Electrical Characteristics (continued)**

Unless otherwise specified, all limits guaranteed for  $T_A = T_J = 25^{\circ}\text{C}$ . **Boldface** limits apply at the temperature extremes.  $V^+ = 5V$ ,  $V^- = 0V$ ,  $V_{CM} = 1.5V$ ,  $V_O = V^+/2$ , and  $R_L > 1M$  unless otherwise specified.

Symbol	Parameter	Conditions	Typical <sup>(1)</sup>	LMC6044AI Limit <sup>(2)</sup>	LMC6044I Limit <sup>(2)</sup>	Units (Limit)
I <sub>SC</sub>		0	22	16	13	mA
	Output Current	Sourcing, $V_O = 0V$		10	8	min
	V <sup>+</sup> = 5V	= 5V		16	13	mA
		Sinking, $V_0 = 5V$		8	8	min
I <sub>SC</sub>	0	Sourcing V 0V		15	15	mA
	Output Current	Sourcing, $V_O = 0V$		10	10	min
	V <sup>+</sup> = 15V	0:-1: / 40/(4)	39	24	21	mA
		Sinking, $V_0 = 13V^{(4)}$		8	8	min
I <sub>S</sub>		Four Amplifiers	40	65	75	μA
	0	$V_O = 1.5\dot{V}$		72	82	max
	Supply Current	Four Amplifiers	52	85	98	μA
		$V^{+} = 15V$		94	107	max

<sup>(4)</sup> Do not connect output to V<sup>+</sup> when V<sup>+</sup> is greater than 13V or reliability may be adversely affected.

#### **AC Electrical Characteristics**

Unless otherwise specified, all limits guaranteed for  $T_A = T_J = 25$ °C. **Boldface** limits apply at the temperature extremes.  $V^+ = 5V$ ,  $V^- = 0V$ ,  $V_{CM} = 1.5V$ ,  $V_O = V^+/2$ , and  $R_L > 1M$  unless otherwise specified.

Symbol	Parameter	Conditions	Typical <sup>(1)</sup>	LMC6044AI Limit <sup>(2)</sup>	LMC6044I Limit <sup>(2)</sup>	Units (Limit)
SR	Claus Data	See <sup>(3)</sup>	0.02	0.015	0.010	V/µs
	Slew Rate	See		0.010	0.007	min
GBW	Gain-Bandwidth Product		0.10			MHz
φ <sub>m</sub>	Phase Margin		60			Deg
	Amp-to-Amp Isolation	See <sup>(4)</sup>	115			dB
e <sub>n</sub>	Input-Referred Voltage Noise	F = 1 kHz	83			nV/√ <del>Hz</del>
in	Input-Referred Current Noise	F = 1 kHz	0.0002			pA/√ <del>Hz</del>
T.H.D.	Total Harmonic Distortion	$F = 1 \text{ kHz}, A_V = -5$ $R_L = 100 \text{ k}\Omega, V_O = 2 \text{ V}_{pp}$ $\pm 5 \text{V}$ Supply	0.01			%


- (1) Typical Values represent the most likely parametric norm.
- (2) All limits are guaranteed at room temperature (standard type face) or at operating temperature extremes (bold face type).
- (3) V+ = 15V. Connected as Voltage Follower with 10V step input. Number specified in the slower of the positive and negative slew rates.


(4) Input referred V<sup>+</sup> = 15V and R<sub>L</sub> = 100 kΩ connected to V<sup>+</sup>/2. Each amp excited in turn with 100 Hz to produce V<sub>O</sub> = 12 V<sub>PP</sub>.



## **Typical Performance Characteristics**

 $V_S = \pm 7.5V$ ,  $T_A = 25$ °C unless otherwise specified





Input Common-Mode oltage Range vs Temperature





Figure 5.






Figure 4.

**Output Characteristics** 






Figure 6.



 $V_S = \pm 7.5V$ ,  $T_A = 25$ °C unless otherwise specified






Figure 7.









Figure 8.



Power Supply Rejection Ratio \_ vs





Figure 12.



 $V_S = \pm 7.5 V$ ,  $T_A = 25$ °C unless otherwise specified










Figure 15.



Open-Loop Frequency Response 160 140 120 100 VOLTAGE GAIN 80 60 40 20 0 0.0010.01 0.1 1 10 100 1k 10k 100k 1M FREQUENCY (Hz)

Figure 14.



Common-Mode Error vs Common-Mode Voltage of Three Representative Units







Figure 18.





 $V_S = \pm 7.5V$ ,  $T_A = 25$ °C unless otherwise specified


















 $V_S = \pm 7.5V$ ,  $T_A = 25$ °C unless otherwise specified







#### **APPLICATION HINTS**

#### **AMPLIFIER TOPOLOGY**

The LMC6044 incorporates a novel op-amp design topology that enables it to maintain rail to rail output swing even when driving a large load. Instead of relying on a push-pull unity gain outupt buffer stage, the output stage is taken directly from the internal integrator, which provides both low output impedance and large gain. Special feed-forward compensation design techniques are incorporated to maintain stability over a wider range of operating conditions than traditional micropower op-amps. These features make the LMC6044 both easier to design with, and provide higher speed than products typically found in this ultra-low power class.

#### COMPENSATING FOR INPUT CAPACITANCE

It is quite common to use large values of feedback resistance with amplifiers with ultra-low input current, like the LMC6044.

Although the LMC6044 is highly stable over a wide range of operating conditions, certain precautions must be met to achieve the desired pulse response when a large feedback resistor is used. Large feedback resistors and even small values of input capacitance, due to transducers, photodiodes, and circuits board parasitics, reduce phase margins.

When high input impedance are demanded, guarding of the LMC6044 is suggested. Guarding input lines will not only reduce leakage, but lowers stray input capacitance as well. (See **PRINTED-CIRCUIT-BOARD LAYOUT FOR HIGH-IMPEDANCE WORK.**)




Figure 27. Canceling the Effect of Input Capacitance

The effect of input capacitance can be compensated for by adding a capacitor. Adding a capacitor,  $C_f$ , around the feedback resistor (as in Figure 27) such that:

$$\frac{1}{2\pi R_1 C_{IN}} \ge \frac{1}{2\pi R_2 C_f} \tag{1}$$

or

$$R_1 C_{IN} \le R_2 C_f \tag{2}$$

Since it is often difficult to know the exact value of  $C_{IN}$ ,  $C_f$  can be experimentally adjusted so that the desired pulse response is achieved. Refer to the LMC660 and the LMC662 for a more detailed discussion on compensating for input capacitance.

### **CAPACITIVE LOAD TOLERANCE**

Direct capacitive loading will reduce the phase margin of many op-amps. A pole in the feedback loop is created by the combination of the op-amp's output impedance and the capacitive load. This pole induces phase lag at the unity-gain crossover frequency of the amplifier resulting in either an oscillatory or underdamped pulse response. With a few external components, op amps can easily indirectly drive capacitive loads, as shown in Figure 28.






Figure 28. LMC6044 Noninverting Gain of 10 Amplifier, Compensated to Handle Capacitive Loads

In the circuit of Figure 28, R1 and C1 serve to counteract the loss of phase margin by feeding the high frequency component of the output signal back to the amplifier's inverting input, thereby preserving phase margin in the overall feedback loop.

Capacitive load driving capability is enhanced by using a pull up resistor to  $V^+$  (Figure 29). Typically, a pull up resistor conducting 10  $\mu$ A or more will significantly improve capacitive load responses. The value of the pull up resistor must be determined based on the current sinking capability of the amplifier with respect to the desired output swing. Open loop gain of the amplifier can also be affected by the pull up resistor (see Electrical Characteristics).




Figure 29. Compensating for Large Capacitive Loads with a Pull Up Resistor

#### PRINTED-CIRCUIT-BOARD LAYOUT FOR HIGH-IMPEDANCE WORK

It is generally recognized that any circuit which must operate with less than 1000 pA of leakage current requires special layout of the PC board. When one wishes to take advantage of the ultra-low bias current of the LMC6044, typically less than 2 fA, it is essential to have an excellent layout. Fortunately, the techniques of obtaining low leakages are quite simple. First, the user must not ignore the surface leakage of the PC board, even though it may sometimes appear acceptably low, because under conditions of high humidity or dust or contamination, the surface leakage will be appreciable.






Figure 30. Example of Guard Ring in P.C. Board Layout

To minimize the effect of any surface leakage, lay out a ring of foil completely surrounding the LMC6044's inputs and the terminals of capacitors, diodes, conductors, resistors, relay terminals, etc. connected to the op-amp's inputs, as in Figure 30. To have a significant effect, guard rings should be placed on both the top and bottom of the PC board. This PC foil must then be connected to a voltage which is at the same voltage as the amplifer inputs, since no leakage current can flow between two points at the same potential. For example, a PC board trace-to-pad resistance of  $10^{12}\Omega$ , which is normally considered a very large resistance, could leak 5 pA if the trace were a 5V bus adjacent to the pad of the input. This would cause a 100 times degradation from the LMC6044's actual performance. However, if a guard ring is held within 5 mV of the inputs, then even a resistance of  $10^{11}\Omega$  would cause only 0.05 pA of leakage current. See Figure 33 for typical connections of guard rings for standard op-amp configurations.




Figure 31. Inverting Amplifier Typical Connections of Guard Rings




Figure 32. Non-Inverting Amplifier Typical Connections of Guard Rings





Figure 33. Follower Typical Connections of Guard Rings



The designer should be aware that when it is inappropriate to lay out a PC board for the sake of just a few circuits, there is another technique which is even better than a guard ring on a PC board: Don't insert the amplifier's input pin into the board at all, but bend it up in the air and use only air as an insulator. Air is an excellent insulator. In this case you may have to forego some of the advantages of PC board construction, but the advantages are sometimes well worth the effort of using point-to-point up-in-the-air wiring. See Figure 34.

### **Typical Single-Supply Applications**

$$(V + = 5.0 V_{DC})$$



(Input pins are lifted out of PC board and soldered directly to components. All other pins connected to PC board.)

Figure 34. Air Wiring

The extremely high input impedance, and low power consumption, of the LMC6044 make it ideal for applications that require battery-powered instrumentation amplifiers. Examples of these type of applications are hand-held pH probes, analytic medical instruments, magnetic field detectors, gas detectors, and silicon based pressure transducers.

The circuit in Figure 35 is recommended for applications where the common-mode input range is relatively low and the differential gain will be in the range of 10 to 1000. This two op-amp instrumentation amplifier features an independent adjustment of the gain and common-mode rejection trim, and a total quiescent supply current of less than 40  $\mu$ A. To maintain ultra-high input impedance, it is advisable to use ground rings and consider PC board layout an important part of the overall system design (see PRINTED-CIRCUIT-BOARD LAYOUT FOR HIGH-IMPEDANCE WORK). Referring to Figure 35, the input voltages are represented as a common-mode input  $V_{CM}$  plus a differential input  $V_{D}$ . Rejection of the common-mode component of the input is accomplished by making the ratio of R1/R2 equal to R3/R4. So that where,

$$\frac{R3}{R4} = \frac{R2}{R1}$$

$$V_{OUT} = \frac{R4}{R3} \left( 1 + \frac{R3}{R4} + \frac{R2 + R3}{RO} \right) V_{D}$$
(3)

A suggested design guideline is to minimize the difference of value between R1 through R4. This will often result in improved resistor tempco, amplifier gain, and CMRR over temperature. If RN = R1 = R2 = R3 = R4 then the gain equation can be simplified:

$$V_{OUT} = 2\left(1 + \frac{RN}{RO}\right)V_{D} \tag{4}$$

Due to the "zero-in, zero-out" performance of the LMC6044, and output swing rail-rail, the dynamic range is only limited to the input common-mode range of 0V to  $V_S$ –2.3V, worst case at room temperature. This feature of the LMC6044 makes it an ideal choice for low-power instrumentation systems.

A complete instrumentation amplifier designed for a gain of 100 is shown in Figure 36. Provisions have been made for low sensitivity trimming of CMRR and gain.



 $(V + = 5.0 V_{DC})$ 




Figure 35. Two Op-Amp Instrumentation Amplifier




Figure 36. Low-Power Two-Op-Amp Instrumentation Amplifier




Figure 37. Low-Leakage Sample-and-Hold




Figure 38. Instrumentation Amplifier



 $(V+ = 5.0 V_{DC})$ 




Figure 39. 1 Hz Square-Wave Oscillator




Figure 40. AC Coupled Power Amplifier

## SNOS612D - NOVEMBER 1994-REVISED MARCH 2013



## **REVISION HISTORY**

Cł	nanges from Revision C (March 2013) to Revision D	Pa	ge
•	Changed layout of National Data Sheet to TI format		15





19-Oct-2018

#### **PACKAGING INFORMATION**

Orderable Device	Status	Package Type	Package Drawing		Package Qty	Eco Plan	Lead/Ball Finish (6)	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
LMC6044-MDC	ACTIVE	DIESALE	Y	0	100	Green (RoHS & no Sb/Br)	Call TI	Level-1-NA-UNLIM	-40 to 85		Samples
LMC6044AIM	NRND	SOIC	D	14	55	TBD	Call TI	Call TI	-40 to 85	LMC6044 AIM	
LMC6044AIM/NOPB	ACTIVE	SOIC	D	14	55	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	-40 to 85	LMC6044 AIM	Samples
LMC6044AIMX/NOPB	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	-40 to 85	LMC6044 AIM	Samples
LMC6044IM/NOPB	ACTIVE	SOIC	D	14	55	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	-40 to 85	LMC6044IM	Samples
LMC6044IMX/NOPB	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	-40 to 85	LMC6044IM	Samples
LMC6044IN/NOPB	ACTIVE	PDIP	NFF	14	25	Green (RoHS & no Sb/Br)	CU SN	Level-1-NA-UNLIM	-40 to 85	LMC6044IN	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green:** TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.



## **PACKAGE OPTION ADDENDUM**

19-Oct-2018

(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

**PACKAGE MATERIALS INFORMATION** 

www.ti.com 2-Sep-2015


## TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

## QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
LMC6044AIMX/NOPB	SOIC	D	14	2500	330.0	16.4	6.5	9.35	2.3	8.0	16.0	Q1
LMC6044IMX/NOPB	SOIC	D	14	2500	330.0	16.4	6.5	9.35	2.3	8.0	16.0	Q1

www.ti.com 2-Sep-2015



#### \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
LMC6044AIMX/NOPB	SOIC	D	14	2500	367.0	367.0	35.0
LMC6044IMX/NOPB	SOIC	D	14	2500	367.0	367.0	35.0

# D (R-PDSO-G14)

## PLASTIC SMALL OUTLINE



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AB.







#### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (<a href="www.ti.com/legal/termsofsale.html">www.ti.com/legal/termsofsale.html</a>) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2018, Texas Instruments Incorporated