

Logic gates and inverters

Basic properties of logic gates

- A logic gate should have the following properties:

- ↳ The binary op gives the req. logic function of the ip(s)
- ↳ Quantisation of amplitudes is req. $\rightarrow$ non-linear devices
- ↳ Signal amplitudes should be regenerated in passing through a gate $\rightarrow$ significant gain
- ↳ Capable of accepting more than one i/p (no. of independent i/p's is the fan-in)
- ↳ Capable of driving more than one op (no. of independent o/p's driven is the fan-out)
- ↳ Changes of the o/p of the gate do not affect the signals of the i/p



Operation and basic properties of inverter

- An inverter is the simplest logic gate w/ one i/p and one o/p



A	$\bar{A}$
0	1
1	0

- The transfer characteristics of an ideal and typical inverter is as follows



↳ $V_{in}=0, V_{out}=V_{oh}; V_{in}=V_{th}, V_{out}=0$

↳ i/p and o/p voltages deviate from ideal values

↳ infinitely sharp transition at $V_{in}=V_{th}$

↳ gradual transitions at $V_{in}=V_{th}$.

↳ zero propagation delay

↳ finite propagation delay.

- V_{th} : min. voltage recognised as logic 1 ; V_{il} : max. voltage recognised as logic 0.

V_{oh} : min. o/p voltage when o/p is HIGH ; V_{ol} : max. o/p voltage when o/p is LOW.

- The inverter switching threshold V_{th} is defined as the pt the voltage transfer curve intersects w/ the line $V_{out}=V_{in}$ $\rightarrow$ represents the pt. at which the inverter switches state. (usually $V_{th}=\frac{V_{oh}}{2}$, but not always)

Designing "real" logic gates

- The i/p and o/p signals must be consistent

- ↳ If two gates of the same logic family are connected, $V_{oh} > V_{th}$ for HIGH to be recognised as logic 1 and $V_{ol} < V_{il}$ for LOW to be recognised as logic 0


- $V_{il}, V_{th}, V_{ol}, V_{oh}$ characterise the behaviour of a logic family

- We only req. $V_{in} \leq V_{il} - \epsilon$ or $V_{in} \geq V_{th} + \epsilon$ to be recognised if it weren't for the presence of noise.

For Personal Use Only -bkwk2


Noise and noise margins

- Noise is spurious signals generated in a system mainly due to inductive or capacitive coupling between signal lines.
- If the noise amplitude is large enough, it may change the signal enough to change its logic level.
- Noise margin is a measure of how much noise can be added to the logic i/p of a circuit w/o the circuit responding improperly, and depend on the transfer characteristics
- ↳ Low state noise margin : $NML = V_{IL} - V_{OL}$
- ↳ High state noise margin : $NMH = V_{OH} - V_{IH}$
- For the gates to work correctly and w/o spurious d/s, we req. $NML > 0$ and $NMH > 0$.
- The logic swing is the expected range of signals at the o/p. $\text{Logic swing} = V_{OH} - V_{OL}$



Rise time, fall time and delay time


- The rise time, fall time and delay time are defined as follows:



t_r : rise time (i/p) ; t_f : fall time (i/p) ; t_{fL} : fall time (o/p) ; t_{rH} : rise time (o/p)

t_{pHL} : propagation time high-low ; t_{pLH} : propagation time low-high ; t_{pd} : cycle time.

- Propagation delays of CMOS gates can be determined by analysing RC equivalent circuits




For a pure RC circuit, rise time $= 2.2RC$, fall time $= 2.2RC$.

Power-delay product

- The power-delay product is the product of power consumption (averaged over a switching event) times the i/p-o/p delay.

- The power-delay product for common logic families are as follows:





For Personal Use Only -bkwk2

Application of inverters

① Ring oscillator

- A ring oscillator is formed by connecting an odd no. of inverters connected in chain.
- The ring oscillator is a fundamental circuit for evaluating the intrinsic speed of a CMOS logic process.




Assuming the time delay for each inverter is const, i.e., $t_{PHL1} = t_{PHL2} = t_{PHL3} = t_{PHL}$, $t_{PLH1} = t_{PLH2} = t_{PLH3} = t_{PLH}$

$$f = \frac{1}{T} = \frac{1}{n(t_{PHL} + t_{PLH})}$$

* We can also define the propagation delay t_p to be $t_p = \frac{1}{2}(t_{PHL} + t_{PLH})$

② Amplifier


- For V_{in} between V_{IL} and V_{IH} , the inverter gain > 1 . $\rightarrow$ Inverter can act as linear amplifier.
- Applying a resistive load to the inverter and operating the inverter in this region is equivalent to a common source amplifier.



MOS transistor and logic circuits

MOS transistor

- The structure of a MOS transistor is as follows:



- The NMOS/PMOS contains the following key elements:


- $\hookrightarrow$ Si substrate containing p-type/n-type impurities
- $\hookrightarrow$ Two heavily doped n^+/p^+ regions (source, drain regions).
- $\hookrightarrow$ Inversion layer under gate to connect source and drain. (depends on gate voltage)
- $\hookrightarrow$ Gate oxide is a thin film of insulating SiO_2 .

- The flow of current between source and drain is controlled by the gate voltage. (Gate voltage modulates the conductivity of the inversion layer).

- MOSFETs can be depletion mode or enhancement mode

$\hookrightarrow$ Depletion mode: $V_{T,D} < 0 \rightarrow$ normally ON

$\hookrightarrow$ Enhancement mode: $V_{T,E} > 0 \rightarrow$ normally OFF



For Personal Use Only -bkwk2

MOS transistor operation (Assume $V_g = V_s = 0$)

① Accumulation ($V_{gs} < 0$, only V_{ds})

- Source to drain path consists of two reverse-biased diodes $\rightarrow$ no current

② Depletion / cut-off ($V_{gs} < V_T$, only V_{ds})

- Electrostatic field attracts e^- towards the gate, but there is still a depletion of e^- (so channel is highly resistive) $\rightarrow$ no drain current can flow.

③ Inversion, linear/triode ($V_{gs} > V_T$, $0 \leq V_{ds} \leq V_{d,sat} = V_{gs} - V_T$)



- An inversion layer is included in the channel and connects source and drain.

The induced channel acts like a resistor $\rightarrow$ current depends merely on drain voltage V_d .

- As V_{ds} increases, the depletion region widens and e^- conc. in the inversion layer decreases on the drain side $\rightarrow$ channel conductance decreases $\rightarrow I_D - V_D$ slope decreases.

- The inversion layer eventually vanishes on the drain side $\rightarrow$ pinch off, $I_D - V_D$ curve is flat.



(saturation). V_{ds} has reached the saturation voltage $V_{d,sat}$ and I_D is the saturation current $I_{D,sat}$.



④ Inversion, saturation ($V_{gs} > V_T$, $V_{ds} \geq V_{d,sat} = V_{gs} - V_T$)

- As V_{ds} increases above $V_{d,sat}$, the channel length L effectively changes by ΔL . The region of the channel ΔL is depleted $\rightarrow$ highly resistive $\rightarrow$ voltage increases in $V_{ds} > V_{d,sat}$ are dropped across this part.

- If $\Delta L \ll L$ we have const. $I_D = I_{D,sat}$; If $\Delta L \sim L$, I_D increases slightly w/ V_{ds} , above $I_{D,sat}$.



$I_D - V_D$ characteristics.

- For n-type MOSFET, when there is a continuous channel, i.e. $V_{gs} > V_T$, $0 \leq V_{ds} \leq V_{gs} - V_T$ [linear]

$$I_D = \frac{k}{2} (2(V_{gs} - V_T)V_{ds} - V_{ds}^2)$$

for very small V_{ds} , we approx. $I_D = k(V_{gs} - V_T)V_{ds} \rightarrow R_D = \frac{1}{k(V_{gs} - V_T)}$

For n-type MOSFET, when the channel is pinched off, i.e. $V_{gs} > V_T$, $V_{ds} \geq V_{gs} - V_T$ [saturation].

$$I_D = \frac{k}{2} (V_{gs} - V_T)^2$$

• Ideally, I_D is independent of V_{ds} in the saturation region, but increasing V_{ds} causes an electronic shortening of the channel $\rightarrow$ increase in drain current (Early effect).

$$I_D = \frac{k}{2} (V_{gs} - V_T)^2 (1 + \lambda V_{ds})$$

where λ is the channel length modulation coefficient. ($V_A = \frac{1}{\lambda}$ is the Early voltage).

- k is the transconductance parameter

For Personal Use Only -bkwk2

Transconductance parameter k .

- The transconductance parameter k depends on factors related to physical and electrical characteristics of the device materials, and dimensions of the conductive channel, (length L , width W).

$$k = k' \left(\frac{W}{L} \right) = \mu C_{ox} \left(\frac{W}{L} \right) = \mu \frac{\epsilon_{ox}}{t_{ox}} \left(\frac{W}{L} \right)$$

where ϵ_{ox} is the permittivity of the SiO_2 gate insulator,


t_{ox} is the thickness of the SiO_2 gate insulator.

} determined from material characteristics

μ is the mobility of the charge carrier ← obtained empirically from electrical measurements

NMOS and PMOS inverter

- The circuit diagram for the NMOS inverter and the PMOS inverter is as follows:



The resistor R_L forms a load. The $Pd.$ across R_L is determined by the current driven through it by the MOSFET (the driver).

- Desirable values of R_L would be

↳ A high value to reduce power consumption and bring V_{out} towards 0/ V_{DD} for NMOS/PMOS inverter.

↳ A low value to ensure V_{out} approaches $V_{DD}/0$ (NMOS/PMOS) rapidly when the o/p terminal is loaded w/ a capacitance. → reduce t_{PLH}/t_{PHL} (NMOS/PMOS).


→ the req. are in conflict so only choice is a compromise.

- Voltage transfer characteristic can be gained by plotting I_D vs V_{DS} for the resistor and the transistor then finding intersections for various V_{GS} . Alternatively, directly equate the load and driver currents.

general strategy - assume the regime the transistor is operating if unknown and check if the answer is contradictory.

NMOS inverter w/ NMOS load

- Load resistors are much larger than transistors → not economical to fabricate → use transistor as load.



saturation gives poor resistive characteristics.


transistor behaves like a pseudo-resistor w/ the gate connected to the drain (always in saturation)

- A much smaller $\frac{W}{L}$ ratio (smaller k) for the load device to enhance its resistive properties → raised logic.

- o/p in HIGH state → load must conduct, i.e. $V_{GS2} > V_{T2}$; $V_{out} = V_{DD} - V_{DS2} = V_{DD} - V_{GS2} \leq V_{DD} - V_{T2} \rightarrow V_{out}$ reduced.


o/p in LOW state → V_{GS2} is max → resistance of load min. → opposite of what we want (poor performance)

- The typical transfer characteristic is as follows:




CMOS Inverter

The circuit diagram for the CMOS device is as follows



- The op is pulled to one of the power rails by a conductive (on) device. The other device serves as a load of effectively infinite resistance $\rightarrow$ static properties closer to ideal inverter.
- The challenge is that PMOS devices are rel. slow ($\mu p s / \mu m$) $\rightarrow$ device needs to be physically larger to compensate, $\rightarrow$ more complex fabrication process.
- The voltage transfer characteristic can be found by plotting the NMOS and flipped PMOS characteristics on the same I_{DS} vs V_{DS} plot, and finding the intersection pts (for various V_{in})



(i) Region A: $0 \leq V_{in} < V_{TN}$

- $\rightarrow$ NMOS OFF, PMOS ON (linear)
- $\rightarrow$ No current flows (since NMOS is OFF).

(ii) Region B: $V_{TN} \leq V_{in} < V_M$

- $\rightarrow$ NMOS ON (saturated), PMOS ON (linear)
- $\rightarrow$ NMOS starts to conduct

(iii) Region C: $V_{in} = V_M = V_{out}$

- $\rightarrow$ NMOS ON (saturated), PMOS ON (saturated)

$$I_{ON} = I_{OP} \rightarrow K_N (V_{in} - V_{TN})^2 = K_P ((V_{DD} - V_{in}) - |V_{TP}|)^2 \rightarrow V_M = \frac{V_{DD} - |V_{TP}| + V_{TN} \sqrt{K_P/K_N}}{1 + \sqrt{K_P/K_N}}$$

$\rightarrow$ If $K_P = K_N$ and $V_{TN} = |V_{TP}|$, then $V_M = \frac{V_{DD}}{2}$

- $\rightarrow$ Value of pts C1 and C2 can be found using the V_{in} above and

$$C_1: |V_{DSp}| = |V_{DSn}| - |V_{TP}| = V_{DD} - V_{in} - |V_{TP}| \rightarrow V_{out} = V_{DD} - |V_{DSp}| = V_{in} + |V_{TP}|$$

$$C_2: V_{DSn} = V_{GSn} - V_{TN} = V_{in} - V_{TN} \rightarrow V_{out} = V_{DSn} = V_{in} - V_{TN}$$

(iv) Region D: $V_M < V_{in} \leq V_{DD} - |V_{TP}|$

- $\rightarrow$ NMOS ON (linear), PMOS ON (saturated)

(v) Region E: $V_{DD} - |V_{TP}| \leq V_{in} \leq V_{DD}$


- $\rightarrow$ NMOS ON (linear), PMOS OFF
- $\rightarrow$ No current flows (since PMOS is OFF)

* V_{IH} and V_{IL} can be found from $\frac{dV_{out}}{dV_{in}} = -1 \rightarrow$ we find $NM_H = NM_L \approx 0.5 V_{DD}$

+ Alternatively, the voltage transfer characteristic / current draw can be found by projecting the line of intersection of current surfaces $I_{DN} = f_1(V_{in}, V_{out})$, $I_{DP} = f_2(V_{in}, V_{out})$

CMOS inverter switching speed

- Assume the i/p signal is ideal - MOSFETs snap in and out conduction instantaneously.
- Propagation delay arises from the time taken for load capacitance C_L to be charged/discharged to the switching pt. $V_M = V_{DD}/2$.



- We define the average propagation delay t_p as $t_p = \frac{1}{2}(t_{PHL} + t_{PLH})$
- consider the average channel resistance R_N

$$R_N = \frac{V_{DD}}{\frac{1}{2}k_N(V_{DD} - V_{TN})^2}$$

It can be shown that

$$t_{PHL} \approx 0.7 R_N C_L \approx \frac{C_L}{k_N V_{DD}}$$

$$t_{PLH} \approx 0.7 R_P C_L \approx \frac{C_L}{k_P V_{DD}}$$

$$\text{thus the average propagation delay is } t_p = \frac{1}{2}(t_{PHL} + t_{PLH}) = \frac{C_L}{2V_{DD}} \left(\frac{1}{k_N} + \frac{1}{k_P} \right)$$

- similar calculations yield the rise time t_r and fall time t_f

$$t_f \approx 0.5 \frac{C_L}{k_N}$$

$$t_r \approx 0.5 \frac{C_L}{k_P}$$

where $V_{DD} \approx 5V$, $V_{TN} = |V_{TP}| = 1V$.

+ capacitor discharge through NMOS (so t_{PHL}, t_f depend on k_N)


capacitor charge through PMOS (so t_{PLH}, t_r depend on k_P)

+ For gates other than NOT, we may have two NMOS/PMOS $\rightarrow$ series: $\left(\frac{W}{L}\right)_{eff} = \frac{W}{2L}$, parallel: $\left(\frac{W}{L}\right)_{eff} = \frac{2W}{L}$

Bipolar transistors and logic circuits

Diodes.

- The diode is formed by a doped pn junction. Its on-state characteristics are



The current of an ideal diode is given by

$$I_D = I_S \left[e^{\frac{V_D}{V_T}} - 1 \right] \approx I_S e^{\frac{V_D}{V_T}}$$

where $V_T = \frac{kT}{q}$ is the thermal voltage ($V_T = 25mV$ at RT)

and I_S is the reverse saturation current. ($I_S \sim 10^{-15} - 10^{-14} A$ for IC diodes)

For Personal Use Only -bkwk2


Transistor behaviour of diodes

- When the diode is forward-biased, minority carriers are injected from other side of the junction.

Current is carried by majority carriers.

- When the diode is reverse-biased, only minority carriers contribute to current flow (leakage current).

Minority carrier current is increased where additional h^+e^- pairs are generated (e.g. heat, light).



- The time to switch between conductivity and non-conductivity is determined by the time taken to establish minority carrier distributions.

↳ Turn ON: diode switch into conduction rel. quickly - time taken determined by circuit capacitance

↳ Turn OFF: switch-off is slow as injected minority carriers need to be removed - this can be

represented by a diffusion capacitance $C_D = A I_0 \tau = \frac{q}{V_e} I_0$

τ is mean recombination time of carriers.

Schottky barrier diode (SBD)

- The SBD is a device w/ the properties of a diode created by a microscopically clean contact between a lightly-doped semiconductor and certain metals → unipolar device.




- A characteristic potential barrier ϕ_B at metal-semiconductor interface impedes flow of e^- from metal to semiconductor. Height of barrier depends on the materials used (typically 0.6-0.8V).

- A depletion region is set up in the semiconductor close to the surface.

- e^- in the semiconductor may acquire energy sufficient to surmount the barrier and escape to the metal → small leakage current.

- Forward bias: height of barrier reduced → e^- flow more easily from metal to semiconductor
Reverse bias: height of barrier increased and depletion region wider.

- The I/V characteristics of the SBD is as follows



The current for SBD is similar to that of a p-n junction diode


$$I = I_0 [e^{V/V_e} - 1] \approx I_0 e^{V/V_e}$$

A SBD of a given size typically has a lower forward voltage than a comparable p-n junction diode

operating at the same forward current (threshold voltage V_T ~0.3V smaller)


Bipolar transistors

- The bipolar transistor is formed by two back-to-back pn junctions.




- The operation of the BJT can be described mathematically using Ebers-Moll model.

(Ebers-Moll model applies to all modes of operation of the device)



$$I_{D,E} = I_{S,E} (e^{\frac{V_{BE}}{V_T}} - 1)$$

$$I_E = I_{D,E} - \alpha_R I_{D,C}$$



$$I_{D,C} = I_{S,C} (e^{\frac{V_{BC}}{V_T}} - 1)$$

$$I_C = \alpha_F I_{D,E} - I_{D,C}$$

where $I_{S,C}$, $I_{S,E}$ are the saturation currents of the collector-base, emitter-base junctions respectively

and $\alpha_F \approx 1$, $\alpha_R < 0.5$.

$$\Rightarrow I_E = I_{S,E} (e^{\frac{V_{BE}}{V_T}} - 1) - \alpha_R I_{S,C} (e^{\frac{V_{BC}}{V_T}} - 1) ; I_C = \alpha_F I_{S,E} (e^{\frac{V_{BE}}{V_T}} - 1) - I_{S,C} (e^{\frac{V_{BC}}{V_T}} - 1)$$

- For an ideal transistor, reciprocity thm. gives $\alpha_F I_{S,E} = \alpha_R I_{S,C} = I_S$

Bipolar transistor operation.

① Cut-off ($V_B < V_C$, $V_E < V_C$)

↳ behaves like an open switch ($I_B = I_C = 0$)

↳ B-C junction, B-E junction reverse biased.

② Forward active ($V_B < V_C$, $V_B > V_E$)

↳ behaves like an amplifier

↳ B-C junction reverse biased, B-E junction forward biased

$$\hookrightarrow I_C = \beta_F I_B$$

③ Saturation ($V_B > V_C$, $V_B > V_E$)



↳ behaves like a closed switch

↳ B-C junction, B-E junction forward biased

$$\hookrightarrow I_C < \beta_F I_B, \text{ degree of saturation } \gamma = \frac{I_C}{\beta_F I_B} < 1$$

* There is also the reverse-active region, but this operation regime is not very useful.


- The operation regimes of the BJT can be visualised as follows:




For Personal Use Only -bkwk2

The bipolar inverter (Resistor transistor logic (RTL))

- The circuit diagram for the bipolar inverter is as follows:



- The voltage transfer characteristic can be obtained by analysing the different operating regimes of the BJT.



(i) Region A: $0 \leq V_{in} < V_{BE(on)}$

→ BJT OFF

→ No current flows (since BJT is OFF)

(ii) Region B: $V_{BE(on)} \leq V_{in} < V_{BE(sat)}$

→ BJT ON (forward active)

→ BJT starts to conduct, $I_c = \beta_F I_b$

(iii) Region C: $V_{in} \geq V_{BE(sat)}$

→ BJT ON (saturation)

→ Current saturates, i.e. I_c no longer increases w/ increasing I_b , $I_c < \beta_F I_b$.

→ $V_{CE} = V_{CE(sat)}$

- V_{OH} is of cut-off region (region A) → BJT OFF → o/p pulled to V_{CC} → $V_{OH} = V_{CC}$

V_{OL} is of saturation region (region C) → $I_c = I_{C(sat)}$ → voltage drop across R_C const. → $V_{OL} = V_{CE(sat)}$


V_{IH} is at the edge of saturation → $V_{BE} = V_{BE(sat)}$, $I_c = \beta_F I_b$ → $V_{IH} = V_{BE} + I_b R_B = V_{BE(sat)} + R_B \frac{V_{CC} - V_{CE(sat)}}{\beta_F R_C}$

V_{IL} is at the edge of cut-off → $V_{BE} = V_{BE(on)}$ → $V_{IL} = V_{BE(on)}$

- As usual, $NMH = V_{OH} - V_{IH}$, $NML = V_{IL} - V_{OL}$, logic swing = $V_{OH} - V_{OL}$

Bipolar inverter switching speed

- The switching delay of the bipolar transistor can be visualised as follows:



- fall time t_f : discharge of stray capacitance at o/p; risetime t_r : charging of stray capacitance through R_C


transistor switching delays, t_r, t_f : charging of stray capacitance in base circuit

t_2, t_2 : discharging of stray capacitance in base circuit + removal of minority carriers from base region

For Personal Use Only -bkwk2

Transistor-transistor logic (TTL) inverter.

The circuit diagram for a TTL inverter is as follows:



Q_1, R_1 form the i/p steering stage:


→ V_{in} HIGH → B-E reverse-biased, B-C forward-biased (reverse active) → current flows to Q_2 through R_1

→ V_{in} LOW → B-E forward-biased, B-C reverse-biased (forward active) → current flows to i/p through R_1

Q_2 provides extra gain → additional current to switch the o/p stage Q_3 more effectively

Q_4 replaces the resistive load as an active pull-up. It has more gain and can source more current than a resistor. Q_3 and Q_4 form a totem-pole o/p stage.

The voltage transfer characteristic is as follows:



(i) Region A: V_{in} LOW ($V_{in} < V_{IH}$)

→ Q_1 ON (forward active)

→ Q_2 OFF → V_{B3} pulled to GND, V_{B4} pulled to V_{CC} → Q_3 OFF, Q_4 ON (saturation)

→ $V_{out} = V_{CC} - R_4 I_{Q4} - V_{CE(sat)} - V_{ol} = V_{OH}$

(ii) Region B: V_{in} HIGH ($V_{in} > V_{IH}$)

→ Q_1 ON (reverse active)

→ Q_2 ON (saturation) → Q_3 ON (saturation) → $V_{B2} = V_{BE(sat)}$, $V_{C2} = V_{BE(sat)} + V_{CE(sat)}$, $V_{C3} = V_{CE(sat)}$

→ $V_{B4} = V_{C2} = V_{BE(sat)} + V_{CE(sat)}$, $V_{B4} = V_{C3} + V_{BE(sat)} = V_{CE(sat)} + V_{BE(sat)} \rightarrow V_{B4} = 0 < V_{BE(on)} \rightarrow Q_4$ OFF.

→ $V_{out} = V_{C3} = V_{CE(sat)} = V_{ol}$

Typical values are $V_{BE(on)} = 0.65V$, $V_{BE(sat)} = 0.75V$, $V_{CE(sat)} = 0.2V$

$V_{OH} = 3.6V$, $V_{ol} = 0.2V$, $V_{IH} = 1.5V$, $V_{IL} = 0.6V \rightarrow NM_L = 0.4V$, $NM_H = 2.1V$, logic swing = $2.4V$

TTL uses high conductance path to drive the base → lower propagation delays.


V_{ol} for TTL is significantly lower than V_{CC} , and is still relatively slow as we need to remove minority carriers when bringing the BJT out of saturation

For gates w/ multiple i/ps, we can replace Q_1 w/ a transistor w/ two emitters.

For Personal Use Only -bkwk2

Schottky TTL (STTL)

- In a Schottky transistor, a SBD is connected across the base-collector junction of each bipolar transistor node to saturate (prevent junction from being forward biased by noise)
- Avoiding saturation allows for faster switching




- STTL has switching times ~ 10 ns and has twice the power consumption of TTL

delay power consumption trade off.

Low-power STTL uses high value resistors $\rightarrow 10\times$ less power consumption, $3\times$ slower switching.

Emitter-coupled logic (ECL) inverter

- The circuit diagram for a ECL inverter is as follows:




easy to get complementary dps.

if not given, found way
 $I_{EE} = \frac{V_E - V_{EE}}{R_E}$, $V_E = V_{in} - V_{BE(on)}$

- The i/p stage is a differential amplifier w/ a constant tail current I_{EE} . V_{in} rel to V_E steers

I_{EE} split to two branches $\rightarrow$ act as non-saturating current switch.

- The voltage-transfer characteristics is as follows.



(i) Region A: $V_{in} < V_E$

$\rightarrow Q1$ OFF, $Q2$ ON (forward-active)

$\rightarrow V_{01} = V_{CC}$, $V_{02} = V_{CC} - I_{EE} R_2$ [ideal case: $I_{E1} = 0$, $I_{E2} = I_{EE}$]

(ii) Region B: $V_{in} = V_E$

$\rightarrow Q1, Q2$ ON (forward-active)

$\rightarrow V_{01} = V_{CC} - (\frac{I_{EE}}{2}) R_1$, $V_{01} = V_{CC} - (\frac{I_{EE}}{2}) R_2$

(iii) Region C: $V_{in} > V_E$

$\rightarrow Q1$ ON (forward-active), $Q2$ OFF

$\rightarrow V_{01} = V_{CC} - I_{EE} R_1$, $V_{02} = V_{CC}$ [ideal case: $I_{E1} = I_{EE}$, $I_{E2} = 0$]

$\rightarrow V_{out-} = V_{01} - V_{BE(on)}$ and $V_{out+} = V_{02} - V_{BE(on)}$

$\rightarrow V_E$ can be found using regular circuit analysis. To simplify calculations, we can assume base

currents of transistors to be negligible, and all diodes / base-emitter junctions have $\Delta V = V_{BE(on)}$

(typically, find the base voltage of the BJT stage before V_E , then use $V_E = V_B - V_{BE(on)}$)

For Personal Use Only -bkwk2

- The transition region is defined in terms of emitter current of Q_1/Q_2 as the change in i/p voltage when switching the emitter current from 5% to 95% of its final value.

- Note in practice, we cannot steer I_{EE} as it only flows through one branch $\rightarrow I_{EE} = I_{E1} + I_{E2}$.

$$\frac{I_{E1}}{I_{E2}} = \frac{I_{E0} e^{(V_{B1}-V_E)/V_T}}{I_{E0} e^{(V_{B2}-V_E)/V_T}} = e^{(V_{E1}-V_E)/V_T} \rightarrow V_{E1} = V_E - V_T \ln\left(\frac{I_{E2}-I_{E1}}{I_{E1}}\right)$$

At $I_{E1} = 0.05 I_{EE}$, $V_{E1} = V_{IL} = V_E - V_T \ln\left(\frac{0.95}{0.05}\right)$; At $I_{E1} = 0.95 I_{EE}$, $V_{E1} = V_{IH} = V_E - V_T \ln\left(\frac{0.05}{0.95}\right)$

$$\Delta V_1 = V_{IH} - V_{IL} = 2V_T \ln 19 \approx 150mV, \text{ taking } V_T = 25mV.$$

- Typical values are $V_{EE} = -5.2V$, $V_E = -1.3V$, $I_{EE} = 2mA$, $V_{B1} = 0.65V$

$$V_{OH} = -0.9V, V_{OL} = -1.75V, V_{IH} = -1.225V, V_{IL} = -1.375 \rightarrow NM_L = 0.375V, NM_H = 0.225V, \text{ logic swing} = 0.35V.$$

- ECL is the fastest logic circuit available conventionally. (BJT never in saturation $\rightarrow$ fast)

- Differential nature of circuit makes it resilient to noise and complementary d/s are available.

- Current drain from supplies constant during switching (unlike CMOS or TTL)

- Note the o/p voltage levels are not compatible w/ other logic families $\rightarrow$ hard to integrate.

Types of ECL

- Two of the most popular forms of commercially available ECL is ECL 10K and ECL 100K.

$\hookrightarrow$ ECL 10K: lower power dissipation but is slow [gate delay = 2ns, power dissipation = 25mW]

$\hookrightarrow$ ECL 100K: faster switching but higher power dissipation [gate delay = 0.75ns, power dissipation = 40mW]

- Other forms of ECL include PECL and LVPECL

$\hookrightarrow$ Positive ECL (PECL): $V_{CC} = 5V$, $V_{EE} = 0V \rightarrow$ easier to interface w/ other logic families.

(However, logic levels are defined rel. to supply rail, diff. to other logic families)

$\hookrightarrow$ Low Voltage PECL (LVPECL): $V_{CC} = 3.3V$, $V_{EE} = 0V \rightarrow$ power optimised version of PECL.

- The voltage levels used in ECL, PECL and LVPECL are summarised below:

Type	V_{EE}	V_{OL}	V_{OH}	V_{CC}
ECL	-5.2V	-1.75V	-0.9V	GND
PECL	GND	2.4V	4.2V	5V
LVPECL	GND	1.0V	2.4V	3.3V

For Personal Use Only -bkwk2


BiCMOS transistor and logic circuits

BiCMOS transistor

- CMOS has low static power consumption, high i/p impedance and wide noise margins
- BJT has a large current gain $\rightarrow$ high fan-out
- We can amplify the gain of MOSFET using BJTs to form a BiCMOS transistor.
- BiCMOS transistors have high i/p impedance, slightly worse noise margins but much better fan-out.

BiCMOS inverter

- The circuit diagram for the BiCMOS inverter is as follows:



(i) $V_{in} > V_{IH}$ (V_{in} HIGH)

$\rightarrow$ MN is ON $\rightarrow$ base and collector of Q2 shorted

$\rightarrow$ Q2 starts conducting $\rightarrow$ Vout pulled to GND $\rightarrow$ C_L discharges through Q2 ($V_{out} = V_{BE,2}$)

(ii) $V_{in} < V_{IL}$ (V_{in} LOW)


$\rightarrow$ MP is ON $\rightarrow$ base and collector of Q1 shorted

$\rightarrow$ Q1 starts conducting $\rightarrow$ Vout pulled to Vcc $\rightarrow$ C_L charges through Q1 ($V_{out} = V_{cc} - V_{BE,1}$)

$\rightarrow$ The base charges of Q1/Q2 (represented by C_{int}) discharge through the resistors.

BiCMOS inverter with active pull-up pull-down

- The circuit diagram for the BiCMOS inverter w/ active pull-up pull-down is as follows:



- Resistors increase power consumption and req. large surface area $\rightarrow$ expensive $\rightarrow$ Replace R w/ MB1, MB2

- For V_{in} LOW, MP ON, MB1 OFF / For V_{in} HIGH, MN ON, MB2 OFF $\rightarrow$ all current charge C_{int}

When MP is OFF, MB1 is ON / When MN is OFF, MB2 is ON $\rightarrow$ C_{int} can discharge through MB1/MB2


$\rightarrow$ Operation essentially the same as regular BiCMOS inverter.

- Current gains of MOS transistors are low $\rightarrow$ use larger $\frac{W}{L}$ (or use cascaded stages w/ increasing $\frac{W}{L}$)

Current is amplified at the output stage by BJTs (who increase the output static power consumption much)

Performance of BiCMOS inverter

- The voltage transfer characteristic is as follows:



- V_{out} is upper bounded by $V_{cc} - V_{dsat1}$ and lower bounded by V_{dsat2} $\rightarrow$ slightly worse V_{oh} , V_{ol} performance

sharp fall $\rightarrow$ better inverter performance (good loading and noise margins)


- Both V_{ce1} and V_{ce2} are above saturation levels $\rightarrow$ Q1/Q2 never enter saturation $\rightarrow$ faster switching

- It is hard to fully analyse propagation delays in BiCMOS (many devices involved), so assume the following:

$\rightarrow$ i/p signal switching occurs instantaneously $\rightarrow$ load is purely capacitive

$\rightarrow$ approximate MN, MP as resistors when conducting

- We will only consider the following simplified circuits



① H-L propagation delay t_{pHL}

$\rightarrow$ Once ON, replace MN w/ equivalent resistor R_N , $R_N = \frac{V_{cc}}{\frac{1}{2}k_n(V_{cc} - V_{tn})^2}$

$\rightarrow$ Propagation delay consists of (i) charging of C_{int} and (ii) discharging of C_L

(i) C_{int} needs to be charged up to V_{dsat1} to make Q2 ON

$$t_1 = \frac{Q}{\langle I \rangle} = \frac{C_{int} V_{dsat1}}{(V_{cc} - V_{dsat1})/R_N} = \frac{C_{int} R_N V_{dsat1}}{V_{cc} - 0.5 V_{dsat1}}$$

(ii) Q2 ON $\rightarrow$ C_L discharged to $V_{cc}/2$ by Q2

$$\text{total capacitance at base side: } C_T = C_{int} + \frac{C_L}{\beta + 1}$$

$$t_2 = \frac{Q}{\langle I \rangle} = \frac{C_T V_{cc}/2}{V_{cc}/2 R_N} = \frac{(C_{int} + C_L/\beta + 1) V_{cc}/2}{V_{cc}/2 R_N} = (C_{int} + \frac{C_L}{\beta + 1}) R_N$$

$$\Rightarrow t_{pHL} = t_1 + t_2 = \frac{C_{int} R_N V_{dsat1}}{V_{cc} - 0.5 V_{dsat1}} + (C_{int} + \frac{C_L}{\beta + 1}) R_N$$

capacitance referred from output to base

② L-H propagation delay t_{pLH}

$\rightarrow$ Once ON, replace MP w/ equivalent resistor R_P , $R_P = \frac{V_{cc}}{\frac{1}{2}k_p(V_{cc} - |V_{tp}|)^2}$

$\rightarrow$ Propagation delay consists of (i) charging of C_{int} and (ii) charging of C_L

(i) C_{int} needs to be charged up to V_{dsat1} to make Q1 ON.

$$t_1 = \frac{Q}{\langle I \rangle} = \frac{C_{int} V_{dsat1}}{(V_{cc} - V_{dsat1})/R_P} = \frac{C_{int} R_P V_{dsat1}}{V_{cc} - 0.5 V_{dsat1}}$$

(ii) Q1 ON $\rightarrow$ C_L charged to $V_{cc}/2$ by Q1

$$\text{total capacitance at base side: } C_T = C_{int} + \frac{C_L}{\beta + 1}$$

$$t_2 = \frac{Q}{\langle I \rangle} = \frac{C_T V_{cc}/2}{V_{cc}/2 R_P} = \frac{(C_{int} + C_L/\beta + 1) V_{cc}/2}{V_{cc}/2 R_P} = (C_{int} + \frac{C_L}{\beta + 1}) R_P$$

$$\Rightarrow t_{pLH} = t_1 + t_2 = \frac{C_{int} R_P V_{dsat1}}{V_{cc} - 0.5 V_{dsat1}} + (C_{int} + \frac{C_L}{\beta + 1}) R_P$$

For Personal Use Only -bkwk2

Comparison of CMOS and BiCMOS.

- For BiCMOS, $t_{PLH} = \frac{C_{int} R_P V_{BE(on)}}{V_{CC} - 0.5 V_{BE(on)}} + (C_{int} + \frac{C_L}{\beta_{F1}}) R_P = a C_{int} + \frac{b}{\beta_{F1}} C_L$, where $a = 1.2 R_P$, $b = R_P$

$$t_{PHL} = \frac{C_{int} R_N V_{BE(on)}}{V_{CC} - 0.5 V_{BE(on)}} + (C_{int} + \frac{C_L}{\beta_{F1}}) R_N = c C_{int} + \frac{d}{\beta_{F1}} C_L, \text{ where } c = 1.2 R_N, d = R_N$$


- For CMOS, $t_{PLH} = 0.7 R_P C_L$

$$t_{PHL} = 0.7 R_N C_L$$

→ For low C_L , coeff a, c dominate → CMOS perform better

For high C_L , coeff b, d dominate → BiCMOS perform better

→ BiCMOS manufacturing process is more complex → greater cost per gate.




CMOS Schmitt trigger

CMOS Schmitt trigger

- Schmitt trigger have hysteresis — H-L & L-H of transitions occur at diff. i/p voltage.


- Schmitt trigger are useful for speeding up slowly changing signals and cleaning up noisy signals.

- The circuit diagram for the basic Schmitt trigger is as follows:



M3, M6 effectively FB signals from the o/p back to the series connected gate of transistors.

- The voltage transfer characteristics is as follows:



To determine the critical pt, assume that no current is drawn from the o/p, V_{out} .

(i) V_{OH} HIGH, assume $V_{in} = 0V$

→ V_{in} at GND → M5 OFF → no pull down path to GND

→ V_{in} at GND → M1 ON (non-saturation) → $V_{s,2}$ pulled to virtual V_{DD} → M2 ON (non-saturation)

→ High conductance path btwn V_{DD} and V_{out} → $V_{OH} = V_{DD}$

(ii) V_{OL} LOW, assume $V_{in} = V_{DD}$

→ V_{in} at V_{CC} → M1 OFF → no pull up path to V_{CC}

→ V_{in} at V_{CC} → M5 ON (non-saturation) → $V_{s,4}$ pulled to virtual GND → M4 ON (non-saturation)

→ High conductance path btwn GND and V_{out} → $V_{OL} = 0V$

→ logic swing = V_{DD} (good)

Semiconductor memories

Memory elements

- A device having more than one bit of addressing req. addressing, where an address designates a specific storage location. The ops of the device are the values stored in these locations.


- There are three modules in a memory device.

↳ 1) Memory array - $N \times M$ array of one bit storage cells (total memory is $2^N \times 2^M = 2^{N+M}$)

↳ 2) Row decoder - For given N bit address i/p , it selects a unique horizontal line out of 2^N lines.
(Each selection corresponds to a word, stored in the corresponding row of the memory array)

↳ 3) Column decoder - For given M bit i/p , selects from 2^M vertical lines for read/write operation.
(Selects the bit inside the word selected by the row decoder).

1 Only one row can be addressed at a time, or data becomes indeterminate (since cells on the same column share the same I/O line)



Read only memory (ROM)


- A ROM's content is written only once (i.e. read only).

- Data stored is encoded by absence or presence of MOS transistors at row-column intersections.
(Gate connected w/ address i/p , drain connected to columns, source grounded).

- Upon address selection, transistors in the corresponding line are turned ON

↳ If there is a transistor, it is turned ON $\rightarrow$ drain is pulled to GND $\rightarrow$ logic 0 is read

↳ If there is no transistor, the column line remains intact $\rightarrow$ logic 1 is read




For Personal Use Only -bkwk2

static random access memory (SRAM).

- For RAM, it is necessary to read out their data and also update/write the data.

- A basic RAM cell consists of a pair of cross-coupled MOS inverters. The inverters can be accessed through switching transistors, which are themselves connected to the row address lines.



- The RAM cell can be either logic 1 or logic 0.

→ Inverter B is generating logic 1/0 → inverter A ops logic 0/1 → inverter B ops logic 1/0. i.e. FB thru the inverters, state is kept intact.

- To change the state of the RAM cell.

→ Drive the vertical bitlines to the new values

→ Operate the address lines to switch on the pass transistors - connect cell to bit lines.

* The RAM cell inverters must be sufficiently "weak" so the bit-line signals can override the current o/p values - use M2-M5 w/ smaller $\frac{W}{L}$, M1, M6 w/ larger $\frac{W}{L}$

- To read the state of the RAM cell,

→ Both bit lines are pre-set to precisely the same voltage level

→ Pass transistors activated → inverter o/p perturbs the bit lines by a few mV → eqm. disturbed (extra circuitry added to speed up this process)

→ After reading, the pass transistors are turned off → RAM cell settles back to original value.


Dynamic random access memory (DRAM)

DRAM cheaper than SRAM when memory > 256KB.

- DRAM uses 6 transistors per bit and several control lines → high cost of memory per bit.

DRAM solves this by using memory cells based on a capacitive storage element (reduced component count)

- Logic 0/1 is represented by the presence / absence of a small packet of charges stored in a capacitor.



- Leakage currents can remove the stored charge in a few ms → necessary to restore/refresh the logic signal more frequently than this → additional complexity in the control / drive circuitry.

- Read / write by applying a logic 1 to the gate of the transistor via the row

→ data written into the cell by logic 1/0 on the column line while the cell is selected.

→ when reading, charges stored on C_1 is shared w/ much larger capacitance C_2 of the column line

→ we measure the change in potential (may be susceptible to noise → use differential sensing (true FB))

* $Q_{\text{before}} = C_1 V_{C1} + C_2 V_0$, $Q_{\text{after}} = (C_1 + C_2)(V_{C2} + \Delta V)$ → solve to find ΔV when logic 1/0 stored in C_1
 We can solve for V_{C1} given a sensing threshold ΔV_{th} → find how freq. we need to refresh, $t = \frac{1}{f_{\text{decay}}}$
 Power dissipated found using $P = \frac{1}{2} f_r (V_i^2 - V_f^2)$, where $V_f = V_i - \frac{\Delta V_{\text{th}}}{C_1}$

(iii) Output H-L transition (V_{in} rises from GND)

↳ V_{in} rises above V_{TN} → M5 turns ON (saturation)

↳ $V_{G,6}$ still at $V_{out} = V_{OH} = V_{DD}$. Since $V_{D,6} = V_{DD}$ → $V_{GS,6} = V_{GS,6} > V_{GS,6} - V_{TN}$ → M6 saturated.

↳ While M4 remains non-conductive, equating drain currents $I_{D,5}$, $I_{D,6}$

$$I_{D,5(sat)} = I_{D,6(sat)} \rightarrow \frac{K_5}{2} (V_{in} - V_{TN})^2 = \frac{K_6}{2} (V_{GS,6} - V_{TN})^2 \rightarrow V_{GS,6} = \sqrt{\frac{K_5}{K_6}} (V_{in} - V_{TN}) + V_{TN}$$

↳ Noting that $V_{D,5} = V_{DD} - V_{GS,6}$, we have $V_{D,5} = V_{DD} - \sqrt{\frac{K_5}{K_6}} (V_{in} - V_{TN}) - V_{TN}$

↳ M4 first turns on when $V_{GS,4} = V_{in} - V_{D,5} = V_{TN}$. At this pt, $V_{in} = V_{ID}$

$$V_{ID} = V_{GS,4} + V_{TN} = V_{DD} - \sqrt{\frac{K_5}{K_6}} (V_{ID} - V_{TN}) \rightarrow V_{ID} = \frac{V_{DD} + \sqrt{\frac{K_5}{K_6}} V_{TN}}{1 + \sqrt{\frac{K_5}{K_6}}}$$

(iv) Output L-H transition (V_{in} falls from V_{DD})

↳ V_{in} falls below $V_{DD} - |V_{TP}|$ → M1 turns ON (saturation)

↳ $V_{G,3}$ still at $V_{out} = V_{OL} = 0V$. Since $V_{D,3} = 0V$ → $V_{GS,3} = V_{GS,3} > V_{GS,3} - |V_{TP}|$ → M3 saturated

↳ While M2 remains non-conductive, equating drain currents $I_{D,1}$, $I_{D,3}$,

$$I_{D,1(sat)} = I_{D,3(sat)} \rightarrow \frac{K_1}{2} (V_{DD} - V_{in} - |V_{TP}|)^2 = \frac{K_3}{2} (|V_{GS,3}| - |V_{TP}|)^2 \rightarrow |V_{GS,3}| = \sqrt{\frac{K_1}{K_3}} (V_{DD} - V_{in} - |V_{TP}|) + |V_{TP}|$$

↳ Noting that $V_{D,1} = 0 + |V_{GS,3}|$, we have $V_{D,1} = \sqrt{\frac{K_1}{K_3}} (V_{DD} - V_{in} - |V_{TP}|) + |V_{TP}|$

↳ M2 first turns on when $|V_{GS,2}| = V_{D,1} - V_{in} = |V_{TP}|$. At this pt, $V_{in} = V_{IU}$

$$V_{IU} = V_{D,1} - |V_{TP}| = \sqrt{\frac{K_1}{K_3}} (V_{DD} - V_{IU} - |V_{TP}|) \rightarrow V_{IU} = \frac{\sqrt{\frac{K_1}{K_3}} (V_{DD} - |V_{TP}|)}{1 + \sqrt{\frac{K_1}{K_3}}}$$

* V_{ID} is the o/p H-L trip voltage and V_{IU} is the o/p L-H trip voltage, $V_{IL} > V_{IU}$

CMOS Schmitt trigger device dimensions

- V_{ID} and V_{IU} depend on the process gain factor k of the FB devices (M3, M4), which in turn depend on the $(\frac{W}{L})$ of the corresponding transistors.

- Increasing the $(\frac{W}{L})$ ratio for M3, M4 results in greater diff. b/w V_{ID} , V_{IU} and the mid-pt voltage $\frac{V_{DD}}{2}$, giving greater hysteresis, and vice versa

Buffered Schmitt trigger


- The i/p stage of CMOS Schmitt inverter consists of 4 MOS transistors in series. For comparable current w/ CMOS inverter (2 MOS transistors), each device must have double the $(\frac{W}{L})$ ratio

- The increase in size of the devices result in

↳ increase in i/p capacitance to an unacceptable amount

↳ decrease in resistance $R \propto 1/(W/L)$


- If we req. a CMOS Schmitt inverter w/ high drive capability is req. it is best to use the smallest possible devices in the i/p stage (min. capacitance), followed by a two-stage inverting buffer.



For Personal Use Only -bkwk2

Schmitt trigger with regenerative feedback.

- A FB inverter I_F can improve the transient response of a CMOS Schmitt trigger w/ noisy i/p.



- I_F provides further noise immunity by applying the FB $\rightarrow$ dp switching more sharply / positively.

- To avoid contention, forward inverter I_F should have more drive capability than I_S .

(we can achieve this by using transistors of lower k for I_F)

Combinational circuits

Boolean algebra

The theorems of switching algebra are as follows:

Commutation	$a+b = b+a$	$ab = ba$
Association	$(a+b)+c = a+(b+c)$	$(ab)c = a(bc)$
Distribution	$a(b+c) = ab+ac$	$a+(bc) = (a+b)(a+c)$
Absorption	$a+ab = a$	$a(a+b) = a$
De-Morgan	$\overline{a+b} = \bar{a}\bar{b}$	$(a+b)(a+b) = a$

SOP, POS and canonical form

The SOP is made of minterms (m) and the POS is made of maxterms (M).

There are 2^n minterms and maxterms (n is the no. of variables).

↪ e.g. For variables a, b, c ($n=3$), $M_0 = \bar{a}\bar{b}\bar{c}$, $M_1 = \bar{a}\bar{b}c$... $M_7 = abc$

$M_0 = a+b+c$, $M_1 = a+b+\bar{c}$... $M_7 = \bar{a}+\bar{b}+\bar{c}$

In canonical form, all the binary variables appear once in each term (SOP) or factor (POS).

To expand an expression into its canonical form, we use $x+\bar{x}=1 \rightarrow$ we get BCD $f = \sum()$.

For SOP, expand the BCD $f = \sum()$


or get via K-map

For POS, find BCD for $\bar{f}$, $\bar{f} = \sum()$, expand, then apply De-Morgan's.

Canonical form is useful for MUX, ROM, LUT; minimised form is useful w/ w/ min. no. of logic gates.

Karnaugh maps.

Karnaugh maps for 3/4/5 variables are shown below.




We can easily find the BCD of a function f or its inversion $\bar{f}$ using a K-map.

(use $f = \sum()$ for SOP/NAND implementation, $\bar{f} = \sum()$ for POS/NOR implementation)

We can remove static hazards by ensuring all product terms overlap in the K-map.

(K-map for f to remove static-1 hazard; K-map for $\bar{f}$ to remove static-0 hazard)




For Personal Use Only -bkwk2

Multiplexers (MUX)

- A MUX uses the select i/p's to select which data i/p to output.


→ e.g., for a 4-to-1 MUX,



S_1	S_0	f
0	0	I_0
0	1	I_1
1	0	I_2
1	1	I_3

$$\text{sop implementation: } f = \bar{S}_1 \bar{S}_0 I_0 + \bar{S}_1 S_0 I_1 + S_1 \bar{S}_0 I_2 + S_1 S_0 I_3$$

- Larger MUXs can be constructed from smaller ones (smallest is 2-to-1 MUX)



- MUX can be used to realise combinational circuits


→ using ext. i/p's only as select i/p's → LUT.

→ using some ext. i/p's as select i/p's → Shannon's expansion thm.


- Shannon's expansion thm states any boolean function $f(x_1, x_2, \dots, x_n)$ can be written in the form

$$f(x_1, x_2, \dots, x_n) = \bar{x}_1 f(0, x_2, \dots, x_n) + x_1 f(1, x_2, \dots, x_n)$$

We can use a 2-in-1 MUX w/ x_1 as select i/p.



- For larger MUX, we can use a K-map to simplify analysis.




The data i/p's are functions of z . This can be found using a truth table

$I=0$	$I=z$	$I=\bar{z}$	$I=1$
z	z	z	z
0	0	0	0
1	0	1	1

Decoders


- A decoder has n i/p's and 2^n o/p's. → asserts exactly one of its o/p's depending on the i/p combination.



For Personal Use Only -bkwk2

Read only memory (ROM)



- ROM is an interconnected array of semiconductor devices to store an array of binary data.
- stored data cannot be changed under normal operation conditions.



$$f_1 = \sum(2, 3, 5, 8, 10, 11)$$

$$f_2 = \sum(1, 2, 5, 13, 14, 15)$$

- in the ROM matrix indicates a programmable link — equivalent to storing a "1".
- Each cell in the ROM is implemented using floating gate transistors (FAMOS / FLOTOX).
- ↳ Floating gate transistors are programmed "1" by applying a high voltage → e's trapped on the floating gate
- V_{th} shifts → transistor never conducts during normal operation (1)
- ↳ If the floating gate transistor is not programmed "0". It acts like a regular CMOS transistor
- word line high → transistor conducts, providing a path to GND (0).
- common types of floating gate transistors are FAMOS and FLOTOX, used in EPROM and EEPROM respectively.




To program a "1", EPROM: gate and drain $\sim 20V$; EEPROM: Drain LOW, Ctrl $\sim 12V$

To erase "1", EPROM: UV light; EEPROM: Drain $\sim 12V$, Ctrl LOW.

Programmable logic

- Programmable array logic (PAL) has a programmable AND array and fixed OR array.

Programmable logic array (PLA) has both programmable AND array and OR array



+ ROM has a fixed AND array and a programmable OR array.

sequential logic

Bistable circuits

- The excitation table for bistable circuits is as follows:

output $Q \rightarrow Q^*$	Required state				
	S	R	J	K	T
$0 \rightarrow 0$	0	x	0	x	0
$0 \rightarrow 1$	1	0	1	x	1
$1 \rightarrow 0$	0	1	x	1	0
$1 \rightarrow 1$	x	0	x	0	1

* For SR bistable, changes occur at the rising clock edge ($S=1, R=1$ is not allowed)



For JK bistable, changes occur at the falling clock edge ($J=1, K=1$ toggles the dp)

Models for sequential circuits.

- For a Moore machine, the d/p's are a function of the current state, $Z=f(Q)$, $Q^*=f(x, Q)$
the d/p changes synchronously w/ state changes.

- For a Mealy machine, the d/p's depend on state and on i/p's, $Z=f(x, Q)$, $Q^*=f(x, Q)$

i/p changes can cause immediate d/p changes (asynchronous)



Design of synchronous circuits

- Sequential circuits use a clock to synchronise all bistables' operation. The design steps are:

- 1) Design the problem and draw the state diagram
- 2) Draw the state table, remove redundant states and allocate bistables
- 3) Draw the state transition table (using excitation table for bistable circuits)
- 4) Draw a Kmap for each bistable and the d/p.
- 5) Draw the circuit diagram

- To merge states, the next state must be the same / don't care for each i/p column.

However, they need not have the same d/p (though extra logic is req - Mealy machine)


- If we order the i/p's using grey code, we can read-off the Kmap entries from the state transition table.

Programmable logic circuits, data storage processing and control

Programmable logic circuits.

Sequential PAL.

- We can feed the PAL o/p through a register for memory or synchronisation - sequential PAL




- Advantages of PAL:

- ↳ Fewer devices req. → smaller footprint, lower cost, power savings, easier to test & debug.
- ↳ High design flexibility, in system reprogrammability (some technology as EEPROM)

Programmable logic device (PLD)


- A PLD is formed by an multiple PAL arrays in a single device



- Each macrocell is programmable and its function can vary depending on the MUX select i/p. It can switch b/wn combinational/sequential circuits or i/p/o select.

Complex PLD (CPLD)

- A CPLD is formed by combining multiple logic array blocks (LAB) in a single device w/ programmable interconnect and I/O (control & pins)



- Each LAB is effectively a PLD, but instead of variable no. of minterms as OR gate i/p, minterms use of local programmable interconnect and expander product terms.

- Note that the expander product terms have an extra delay, but this is deterministic and can be accounted for in timing calculations.

- The PI is a global routing that connects any signal to any destination in device (programmed w/ EEPROM)

- The I/O control blocks are separated from LAB by PI. Tri-state buffer control is used to enable i/p, o/p or bidirectional on any I/O pin. (In PLD, I/O connected directly to logic)


- Advantages of CPLD:

- ↳ High flexibility in logic and routing (greater capability than PLDs) reprogrammable.
- ↳ Instantly turn on or board power up (same for PLDs)



For Personal Use Only -bkwk2

Field Programmable Gate Arrays (FPGA)

- FPGAs consist of LABs (based on logic elements), memory blocks, DSP blocks, PLLs and transceivers.
- Each LAB is made of logic elements (LE). A LE mainly consists of a LUT, carry chain and register.



- A look-up table (LUT) replaces the product term array and is using memory as a combinational circuit.
- A LUT is formed using MUXs (where ext. i/p's are only used as select i/p's) and its contents (i.e. functionality) are programmed using EEPROM or SRAM.




$$WT = 0010\ 1000\ 0001\ 0001 \rightarrow f = \Sigma(2, 4, 11, 15)$$

similar to a variable to store a bit

- SRAM is volatile - req. power to maintain the stored information

- LEs can be used to implement sequential circuits. Typically we have:



$$S_1 S_2 S_3 S_4 = 1100 \rightarrow \text{LE1 as sequential circuit, LE2 as combinational circuit}$$

- LE2 LUT has ext. i/p x, y $\rightarrow$ Mealy machine; LE2 LUT no ext. i/p x, y $\rightarrow$ Moore machine.


- In a FPGA, the LABs are arranged in an array, connected w/ interconnects

↳ local interconnect: connects btwn LEs within a LAB / direct connections btwn adjacent LABs

↳ row and col. interconnect: fixed length routing segments that span a no. of LABs (entire device).

- The I/O elements in FPGAs control I/O features (i/p vs o/p vs bidirectional, i/o standards etc)

A typical I/O element consists of o/p enable control, o/p path and i/p path. *controls tri-state buffer.*



- FPGAs use PLLs to generate clocks and DLLs to lock the phase quickly. The clock control blocks

enable/disable clocks and control the clock routing network (which span the entire device).

In a lab, we can program using JTAG

- Most FPGAs use SRAM to program PI and LUT $\rightarrow$ use ext. EEPROM, CPLD or CPU to program

(Active: FPGA controls program sequence automatically ON; Passive: CPU controls program sequence).

- Advantages of FPGA:

↳ high performance (high density to create complex logic performance), integration of many functions

↳ fast programming, low cost (compared to ASIC for low quantities)

For Personal Use Only -bkwk2

Data storage, processing and control

Data storage

- The main types of memory are ROM and RAM.


↳ Read-only memory (ROM): read only, not suitable as working space.

↳ Random access memory (RAM): read and write, much faster.

- Both ROM and RAM are random access — all addresses are accessible in an equal amount of time and can be selected in any order.

- FPGAs have dedicated memory blocks that can be constructed into ROM or extended port RAM. Some memory blocks are memory LABs (MLAB) — LABs configured as memory.

e.g. 32 4-bit word RAM module w/ 5-bit address port, 4-bit data port and a write control i/p.




one address for read/write


one address for read the address for write

Arithmetic circuits

- A full-adder (FA) circuit works as follows



- We can cascade n FAs to make an adder of n bit words. — ripple carry adder circuit




- We can invert one of the i/p's and set $c_0 = 1$ to add the 2's complement → subtraction.

- We can make a comparator based on subtractors

↳ $a = b$ when $a - b = 0$ → check o/p is zero by using n-bit NOR gate


↳ $a < b$ when $a - b < 0$ → check MSB (no number has 1 as MSB)

↳ $a > b$ when $a - b$ is not ≥ 0 or < 0 → pass $=, <$ o/p into NOR gate





- We can make an accumulator using an adder and a register

(counters are accumulators w/ $a = 1$ always)




- We can make a multiplier using FAs. — $p = a \times b$ computed as an addition of summands




For Personal Use Only -bkwk2

Digital systems

- A digital system consists of a control unit FSM (processor) that controls registers, MUXs and adder/subtractors. It executes operations specified in the form of instructions.
- The FSM steps through the instructions, asserting the control signals needed in successive clock cycles until the instruction has completed.



- The control circuit implements an algorithm — finite set of instructions which terminate in a finite time or a known end state. This has many representations — pseudocode, ASM charts etc.
- Algorithmic state machine (ASM) charts contain three basic elements:




- In ASM charts, the entire block is considered as one unit — all operations within block occurring during single edge transition, (whereas in a conventional flowchart, one action follows another)
- The next state is evaluated during the same clock. System then enters the next state during transition of the next clock.

eg: we wish to count the no of bits in a register, A, that has the value 1.


pseudocode

```
B = 0;
while A != 0 do
  if D0 = 1 then
    B = B + 1;
  and if 1
    right-shift A;
  end while
```



- ↳ Enter state → evaluate next state → transition to next state + Moore/Mealy type
- op or action during the rising edge of the next clock cycle.

↳ the datapath circuit and the corresponding control circuit is as follows:



For Personal Use Only -bkwk2

- eg: Implement a simple synchronous circuit for the following traffic light controller.


- Initial state vehicle GREEN

- After a pedestrian request is made, (i) change state vehicle YELLOW for 5 seconds,

(ii) change state vehicle RED for 10 seconds (iii) change state vehicle GREEN for 10 seconds,

(iv) return to initial state.

① state diagram





② state table + bistable allocation

Present state state Q_1, Q_2		Next state ($r, 5s, 10s$)								Output			doesn't depend on $r, 5s, 10s$ → Moore machine.
		000	001	011	010	110	111	101	100	G	Y	R	
G	0 0					Y	Y	Y	Y	1	0	0	
Y	0 1			R	R	R	R			0	1	0	
R	1 1			G'	G'			G'	G'	0	0	1	
G'	1 0			G	G			G	G	1	0	0	

③ state transition table

present state state Q_1, Q_2		Next state (Q_1^+, Q_2^+)								Bistable inputs (D_1, D_2)								output		
		000	001	011	010	110	111	101	100	000	001	011	010	110	111	101	100	G	Y	R
G	0 0	00	00	00	00	01	01	01	01	00	00	00	00	01	01	01	01	1	0	0
Y	0 1	01	01	11	11	11	11	01	01	01	01	11	11	11	11	01	01	0	1	0
R	1 1	11	10	10	11	11	10	10	11	11	10	10	11	11	10	10	11	0	0	1
G'	1 0	10	00	00	10	10	00	00	10	10	00	00	10	10	00	00	10	1	0	0

④ Karnaugh maps



⑤ circuit diagram

This can be implemented in many ways: logic gates, PLA, PAL, ROM, FPGA etc.

VHDL

VHDL basics

VHDL design write

- VHDL code for a high-level component has the following structure.

entity high_level_component is

generic declaration

port declaration

end high_level_component;

architecture

component(s) declaration

type declaration

constant declaration

signal declaration

begin

component instantiation - genericmap, portmap

end behaviour;

- VHDL code for a low-level component has the following structure.

entity low_level_component is

generic declaration

port declaration

end low_level_component;

architecture

type declaration

constant declaration

signal declaration

begin

concurrent block

sequential block (process)

end

- sometimes it may be useful use libraries/modules

library IEEE;

use ieee.std_logic_1164.all;

For Personal Use Only -bkwk2

① Generic declaration — parameterises the entity

↳ e.g: `generic (n: NATURAL := 4; k: INTEGER);`

② Port declaration — describes i/ps and o/ps

↳ e.g: `port (x1, x2: IN BIT;
f: OUT BIT);`

③ Type declaration — defines custom datatypes (useful for states)

↳ e.g: `type state_type is (s1, s2, s3);`

④ Constant declaration — defines constants

↳ e.g: `constant k: INTEGER := 3;`

⑤ Signal declaration — defines signals (connections)

↳ e.g: `signal y: state_type;`

⑥ Component declaration — includes low-level component in high-level component

↳ e.g: `component counter is`

`generic (n: NATURAL := 4);`

`port (clock: IN STD_LOGIC; count: OUT STD_LOGIC_VECTOR(n downto 0));`

`end component;`

⑦ Component instantiation — configures the low-level component

↳ e.g: `slow_clock: counter`

`genericmap (n => 27);`


`portmap (clock => clock_50, count => BCD0);`

concurrent assignment statements

-the order in which they appear in VHDL code does not affect the meaning of the code
(represent multiple processes that execute in parallel)


(i) Simple signal assignment

↳ e.g: `f2 <= (NOT s AND x) OR (s AND y);`



(ii) Conditional signal assignment (2-to-1-MUX)


↳ e.g: `f <= x1 when s1 = '1' else
x2 when s2 = '1' else x3;`



(iii) Selected signal assignment (general MUX)

↳ e.g: `with sel select`

`f <= x1 when "00",
x2 when "01",
x3 when "10",
x4 when OTHERS;`



For Personal Use Only -bkwk2

sequential assignment statements

- The ordering of the statements may affect the meaning of the code (placed inside a process statement — explicit processes).

- A process has the following structure:

`process_name = process (sensitivity_list)`

type declaration

constant declaration

variable declaration

`begin`

sequential statement

`end process`

① Variable declaration — defining variables (local variables)

Weg: `variable count: INTEGER := '0';`

② Sequential statement — imitate behaviour and express order


(i) if-then statements

Weg: `if s1 = '1' then f <= x1;`

`elsif s2 = '2' then f <= x2;`

`else f <= x3;`

`end if;`



(ii) case statements (general mux)

Weg: `case sel is`


`when "00" => f <= x1;`

`when "01" => f <= x2;`

`when "10" => f <= x3;`

`when OTHERS => f <= x4;`

`end case;`



signal and variable assignment

- signals are global and can be assigned values using the `<=` operator

- variables are local (to processes) and can be assigned values using the `:=` operator


For Personal Use Only -bkwk2

std_logic_vector data type.


- The std_logic_vector data type is part of the IEEE std_logic_1164 module.

- A std_logic_vector can be defined using TO or DOWNTO.

↳ e.g.: LED : OUT std_logic_vector(0 TO 3)



LED : OUT std_logic_vector(3 DOWNTO 0)




- Using DOWNTO is generally more natural, but we use TO by convention in certain applications (e.g. 7-segment display)

- We can slice a std_logic_vector in the following ways:

↳ All bits: LED <= "1010"; ↳ single bit LED(0) <= '0';


↳ slicing: LED(3 DOWNTO 2) <= "10"; or LED(2 TO 3) <= "01";

7-segment display




- 7-segment displays display decimal numbers. LED segments are connected to control pins (a-f)

① Common anode (+) ← used in 382 Lab.



set '0' to turn on LED

② Common cathode (-)



set '1' to turn on LED

In general, we can consider a controlled inverter → choice s is required.



common anode $s=1, a=\bar{a}$

common cathode $s=0, a=a$

- We can implement a 7-segment decoder by considering the truth table → K-map

→ logic gate / PLA / PAL / ROM / LUT implementation


† The truth table for common anode and common cathode are inverse of each other.

For Personal Use Only -bkwk2

VHDL for sequential circuits.

- When designing a Moore machine, we can separate the FSM and the DPs into two processes.

- e.g. consider the following state diagram



entity tlc is

Port (clk = IN STD-LOGIC;

r, ss, ios = IN STD-LOGIC;

G, Y, R = OUT STD-LOGIC);

end tlc;

architecture behaviour of tlc is

type state_type is (G, Y, R, G');

signal state : state_type;

begin

FSM : process (clk)

begin

if rising_edge(clk) then

alternatively use "wait until rising_edge(clk);"

or "if (clk'event AND clk = '1') then"

case state is

when G => if r = '1' then state <= Y;

else state <= G; end if;

when Y => if ss = '1' then state <= R;

else state <= Y; end if;

when R => if ios = '1' then state <= G';

else state <= R; end if;

when G' => if ios = '1' then state <= G;

else state <= G'; end if;

end case;

end if;

end process;

For Personal Use Only -bkwk2

outfates : process(state)

begin

case state is

when G OR $G' \Rightarrow G = '1'$;

when $Y \Rightarrow Y = '1'$;

when OTHERS $\Rightarrow R = '1'$;

end case;

end process

end behaviour;