

```

1  /*
2  Ben Davis
3  2/15/24
4  EE 371
5  Lab 4, Task 2
6
7  This module controls the data_bin file, and the binary search
8  of the ram. It has a clock input, a reset input, a start input
9  to begin the search, and a finish input so it can adjust the
10 datapath to halt the search process. It has three outputs, clear
11 for resetting the datapath, comp to execute a cycle of the search
12 process, and hold to stall the process (either to synch with the
13 ram or after it has completed).
14
15 */
16
17 module fsm_bin (
18     input logic clk, //clock
19     input logic reset, //reset
20     input logic start, //start (user input)
21     input logic finish, //when the search is finished
22     output logic clear, //to clear the datapath
23     output logic comp, //execute the search
24     output logic hold); //stalls the search
25
26
27     enum {off, load, run, done} ps, ns;
28
29     //if there is a rest, go to state off
30     //otherwise proceed to next state
31     always_ff @(negedge clk) begin
32         if(reset) begin
33             ps <= off;
34         end else begin
35             ps <= ns;
36         end
37     end
38
39
40     always_comb begin
41         case(ps)
42
43             off: if(start) ns <= load; //initial state
44                  else ns <= off;
45
46             load: ns <= run; //holds, then proceeds to search state
47
48             run: if(finish) ns <= done; //executes search
49                  else ns <= load; //proceeds to stop search if data is
50                      //found or exhausted
51
52             done: if(start) ns <= done; //holds until reset
53                   else ns <= off;
54
55         endcase
56     end
57
58     //outputs to control datapath based off present state
59     assign clear = (ps==off);
60     assign comp = (ps==run);
61     assign hold = (ps==load);
62 endmodule
63
64 //testbench
65 module fsm_bin_tb ();
66
67     //recall variables
68     logic clk, reset, start, finish, clear, comp, hold;
69
70     fsm_bin dut (.clk, .reset, .start, .finish, .clear, .comp, .hold);
71
72     //clock setup
73     parameter clk_pd = 100;
74     initial begin
75         clk <= 0;

```

```
74     forever #(clk_pd /2) clk <= ~clk;
75 end //of clock setup
76
77 //tests an instance where it takes five cycles to search the ram
78 initial begin
79     reset <= 1; start <= 0; finish <= 0; @(posedge clk);
80     reset <= 0; start <= 1; finish <= 0; @(posedge clk);
81     reset <= 0; start <= 1; finish <= 0; @(posedge clk);
82     reset <= 0; start <= 1; finish <= 0; @(posedge clk);
83     reset <= 0; start <= 1; finish <= 0; @(posedge clk);
84     reset <= 0; start <= 1; finish <= 0; @(posedge clk);
85     reset <= 0; start <= 1; finish <= 1; @(posedge clk);
86     $stop;
87 end
88 endmodule //test end
```