

```

1  /*
2   Ben Davis
3   2/13/24
4   EE 371
5   Lab 4, Task 1
6
7   This is a module that implements the fsm and asm modules
8   to count how many 1's are in a byte. The byte is input
9   through SW[7:0]. The start signal is wired to SW[9], the
10  reset signal is wired to KEY[0]. When the counting is done
11  LEDR[9] lights up, and HEX0 displays the number of ones.
12
13  */
14
15  module lab4task1_fpga (
16      input logic CLOCK_50, //clock pin
17      input logic [3:0] KEY, //key0 for reset
18      input logic [9:0] SW, //sw9 start, sw7-0 input data
19      output logic [9:0] LEDR, //ledr9 is done signal
20      output logic [6:0] HEX0); //displays number of ones
21
22  //intermediate logic variables for asm and fsm
23  logic done; //counting is done
24  logic shr; //shift to the right
25  logic st; //start counting
26  logic [3:0] result; //the final result
27
28  lab4task1_FSM fsm (.clk(CLOCK_50), .reset(~KEY[0]), .start(SW[9]),
29                    .done(done), .s(st), .shr(shr));
30
31  lab4task1_ASM asm (.clk(CLOCK_50), .in(SW[7:0]), .start(st),
32                    .shr(shr), .zero(done), .result(result));
33
34  //when done, turn on ledr9
35  assign LEDR[9] = done;
36
37  //hexzero is the input for HEX0, uses the input of result
38  //to find the correct 7 bit output
39  logic [6:0] hexzero;
40  hexadecimal hx0 (.in(result), .out(hx0));
41
42  assign HEX0 = hexzero;
43  endmodule
44  //testbench
45  module lab4task1_fpga_tb ();
46
47  //recall variables
48  logic CLOCK_50;
49  logic [3:0] KEY;
50  logic [9:0] SW;
51  logic [9:0] LEDR;
52  logic [6:0] HEX0;
53
54  //reinstantiate module
55  lab4task1_fpga dut (.CLOCK_50, .KEY, .SW, .LEDR, .HEX0);
56
57  //clock setup
58  parameter clk_pd = 100;
59  initial begin
60      CLOCK_50 <= 0;
61      forever #(clk_pd / 2) CLOCK_50 <= ~CLOCK_50;
62  end //of setup for clock
63
64  //tests an instance where reset is hit initially, and the
65  //input is 01101100. start (SW[9]) is hit after one cycle
66  initial begin
67      KEY[0] <= 0; SW <= 10'b0001101100; @(posedge CLOCK_50);
68      KEY[0] <= 1; SW <= 10'b1001101100; @(posedge CLOCK_50);
69      KEY[0] <= 1; SW <= 10'b1001101100; @(posedge CLOCK_50);
70      KEY[0] <= 1; SW <= 10'b1001101100; @(posedge CLOCK_50);
71      KEY[0] <= 1; SW <= 10'b1001101100; @(posedge CLOCK_50);
72      KEY[0] <= 1; SW <= 10'b1001101100; @(posedge CLOCK_50);
73      KEY[0] <= 1; SW <= 10'b1001101100; @(posedge CLOCK_50);

```

```
74         KEY[0] <= 1; SW <= 10'b1001101100; @(posedge CLOCK_50);
75         KEY[0] <= 1; SW <= 10'b1001101100; @(posedge CLOCK_50);
76         KEY[0] <= 1; SW <= 10'b1001101100; @(posedge CLOCK_50);
77         KEY[0] <= 1; SW <= 10'b1001101100; @(posedge CLOCK_50);
78         $stop;
79     end
80 endmodule //testbench
```