```
1
 2
3
          Ben Davis
          3/5/24
EE 371
4
5
6
7
8
9
          Lab 6, Task 2
          This module keeps record of when rush hour begins
          and when it ends. If rush hour starts, the output
          hours are defaulted to 15, an hour not in the work day.
10
          It uses inputs from parking spot presences and also
11
          the parking lot's clock.
12
13
14
      module rush_hour (
         input logic clk, //clock
input logic rst, //reset
input logic [3:0] hour, //current hour
input logic car1, //car presence 1
input logic car2, //car presence 2
input logic car3, //car presence 3
output logic [3:0] rush_start, //hour rush hour starts
15
16
17
18
19
20
21
22
23
          output logic [3:0] rush_end //hour rush hour ends
      );
24
25
          enum {off, start, middle, finish, done} ps, ns;
26
27
28
29
30
31
          logic full; //full lot
          logic empty; //empty lot
          logic day_end; //the day has ended
          assign day_end = (hour == 4'b1000); //if the day is over
32
          assign full = (car1 && car2 && car3); //if the lot is full
33
34
35
          assign empty = ((!car1) \& (!car2) \& (!car3)); // if the lot is empty
          // flip flop to progress the state to ns or to reset
36
37
          always_ff @(posedge clk) begin
              if(rst) begin
38
39
                 ps <= off;
              end else begin
40
                 ps <= ns;
41
              end
42
          end
43
44
          //state progressions and logic
45
          always_comb begin
46
              case(ps)
47
                     off:
                             begin
48
                                 if(full) ns <= start;</pre>
49
                                 else if(day_end) ns <= done;</pre>
50
51
52
53
54
55
56
57
59
                                 else ns <= off;</pre>
                             end
                 start:
                             begin
                                 ns <= middle;</pre>
                             end
                 middle:
                             begin
                                 if(empty) ns <= finish;</pre>
                                 else if(day_end) ns <= done;</pre>
                                 else ns <= middle;</pre>
                             end
60
                 finish:
                             begin
61
                                ns <= done;
62
                             end
63
                             begin
                 done:
64
                                ns <= done;</pre>
65
                             end
66
             endcase
67
          end
68
69
          // flip flop to update rush hour start if it begins
70
          always_ff @(posedge clk) begin
71
              if(rst) begin
                  rush_start <= 4'b1110; //initial value is 14
73
             end else if((ps == off) && (full)) begin
```

```
rush_start <= hour;
 75
              end else if (day_end && (ps == off)) begin
 76
                  rush_start <= 4'b1111; //if no rush hour, value is 15</pre>
 78
          end
 79
 80
           // flip flop to track rush hour end if it ends
          always_ff @(posedge clk) begin
 81
 82
              if(rst) begin
                  rush_end <= 4'b1110;
 83
 84
              end else if((ps == middle) && (empty)) begin
 85
                  rush_end <= hour;
              end else if (day_end && (ps == off)) begin
  rush_end <= 4'b1111;</pre>
 86
 87
 88
 89
          end
 90
       endmodule
 91
       // testbench
 92
       module rush_hour_tb ();
 93
           logic clk, rst, car1, car2, car3;
 94
          logic [3:0] hour, rush_start, rush_end;
 95
 96
          rush_hour dut (.*);
 97
 98
          //clock setup
 99
          parameter clock_period = 100;
100
           initial begin
101
              clk <= 0;
              forever #(clock_period /2) clk <= ~clk;</pre>
102
          end //of clock setup
103
104
105
           //{\sf tests} a case where rush hour starts hr 2 and ends hr 4
106
           initial begin
107
              rst <= 0; hour <= 4'b0000; car1 <= 0; car2 <= 0;
108
                            car3 <= 0; @(posedge clk);
              rst <= 0; hour <= 4'b0000; car1 <= 1; car2 <= 0;
109
                            car3 <= 0; @(posedge clk);</pre>
110
111
              rst <= 0; hour <= 4'b0001; car1 <= 1; car2 <= 0;
              car3 <= 0; @(posedge clk);

rst <= 0; hour <= 4'b0010; car1 <= 1; car2 <= 1;

car3 <= 1; @(posedge clk);

rst <= 0; hour <= 4'b0011; car1 <= 1; car2 <= 0;
112
113
114
115
                            car3 \leftarrow 0; @(posedge clk);
116
              rst <= 0; hour <= 4'b0100; car1 <= 0; car2 <= 0;
117
118
                            car3 <= 0; @(posedge clk);</pre>
              rst <= 0; hour <= 4'b0101; car1 <= 0; car2 <= 0;
119
120
                            car3 <= 0; @(posedge clk);
121
              $stop;
          end
122
123
       endmodule
```

124