```
2
3
        Ben Davis
        1/31/24
EE 371
 4
5
6
7
8
9
        Lab 3, Task 1
        This module implements the line drawer, lab3_task1_inputter,
         and VGA_framebuffer modules onto an FPGA board. The used
         inputs of this module are switches 0, 3, and 4.
10
11
     */
12
13
     module DE1_SOC (HEX0, HEX1, HEX2, HEX3, HEX4, HEX5, KEY, LEDR, SW, CLOCK_50,
14
        VGA_R, VGA_G, VGA_B, VGA_BLANK_N, VGA_CLK, VGA_HS, VGA_SYNC_N, VGA_VS);
15
        //fpga inputs and outputs
output logic [6:0] HEXO, HEX1, HEX2, HEX3, HEX4, HEX5;
output logic [9:0] LEDR;
input logic [3:0] KEY;
input logic [9:0] SW;
//clock eignal
16
17
18
19
20
21
22
23
         //clock signal
         input CLOCK_50;
         //vga screen outputs
24
         output [7:0] VGA_R;
25
        output [7:0] VGA_G;
26
27
28
29
        output [7:0] VGA_B;
        output VGA_BLANK_N;
        output VGA_CLK;
        output VGA_HS;
output VGA_SYNC_N;
30
31
        output VGA_VS;
32
         //hex displays are off
assign HEX0 = '1;
33
34
        assign HEX0 =
35
         assign HEX1 =
36
37
         assign HEX2 =
        assign HEX3 =
38
        assign HEX4 =
                        '1;
39
         assign HEX5 =
         //switches light up if
40
41
         //corresponding switch is on
42
         assign LEDR = SW;
43
44
         //intermediate variables for
45
         //line_drawer and vga_framebuffer
         logic [9:0] x0, x1, x;
46
        logic [8:0] y0, y1, y;
47
         logic frame_start;
48
49
         logic pixel_color;
50
51
52
53
54
55
         //inputter module for preset lines
         lab3\_task1\_inputter\ l3t1in\ (.in(SW[4:3]),\ .x0(x0),
                                .y0(y0), .x1(x1), .y1(y1));
56
         logic dfb_en;
57
58
         assign dfb_en = 1'b0;
59
         60
        VGA_framebuffer fb(.clk(CLOCK_50), .rst(\simSW[0]), .x(x), .y(y),
61
62
                   .pixel_color, .pixel_write(SW[0]), .dfb_en, .frame_start,
63
                   .VGA_R, .VGA_G, .VGA_B, .VGA_CLK, .VGA_HS, .VGA_VS,
                   .VGA_BLANK_N, .VGA_SYNC_N);
64
65
66
          / draw lines between (x0, y0) and (x1, y1)
         line_drawer lines (.clk(CLOCK_50), .reset(\simSW[0]), .x0(x0), .y0(y0),
67
68
                                                        .x1(x1), .y1(y1), .x(x), .y(y));
69
70
71
         assign pixel_color = 1'b1;
72
73
     endmodule
```

```
75
76
77
       module DE1_SoC_testbench();
           //reset variables for testbench
logic [6:0] HEX0, HEX1, HEX2, HEX3, HEX4, HEX5;
logic [9:0] LEDR;
logic [3:0] KEY;
logic [9:0] SO;
 78
 79
 80
 81
           logic CLOCK_50;
 82
           logic [7:0] VGA_R;
logic [7:0] VGA_G;
logic [7:0] VGA_B;
 83
 84
 85
           logic VGA_BLANK_N;
 86
 87
           logic VGA_CLK;
 88
           logic VGA_HS;
 89
           logic VGA_SYNC_N;
logic VGA_VS;
 90
 91
 92
           parameter clk_pd = 100;
 93
           initial begin
 94
               CLOCK_50 \ll 0;
 95
               forever #(clk_pd /2) CLOCK_50 <= ~CLOCK_50;</pre>
 96
 97
 98
           //reinstantiate module
 99
           DE1_SOC dut (.HEXO, .HEX1, .HEX2, .HEX3, .HEX4, .HEX5, .KEY, .LEDR, .SW, .CLOCK_50,
100
            .VGA_R, .VGA_G, .VGA_BLANK_N, .VGA_CLK, .VGA_HS, .VGA_SYNC_N, .VGA_VS);
101
102
           //tests case of each input
           initial begin
103
               SW[4:0] \le 00000; @(posedge CLOCK_50);
104
               SW[4:0] <= 00001; @(posedge CLOCK_50);
SW[4:0] <= 01001; @(posedge CLOCK_50);
105
106
107
               SW[4:0] \leftarrow 10001; @(posedge CLOCK_50);
108
               SW[4:0] <= 11001; @(posedge CLOCK_50);
109
               $stop;
110
           end
111
       endmodule //testbench end
```