

```

1  /*
2  Ben Davis
3  1/31/24
4  EE 371
5  Lab 3, Task 1
6
7  This module implements the line drawer, lab3_task1_inputter,
8  and VGA_framebuffer modules onto an FPGA board. The used
9  inputs of this module are switches 0, 3, and 4.
10
11 */
12
13 module DE1_SoC (HEX0, HEX1, HEX2, HEX3, HEX4, HEX5, KEY, LEDR, SW, CLOCK_50,
14   VGA_R, VGA_G, VGA_B, VGA_BLANK_N, VGA_CLK, VGA_HS, VGA_SYNC_N, VGA_VS);
15
16   //fpga inputs and outputs
17   output logic [6:0] HEX0, HEX1, HEX2, HEX3, HEX4, HEX5;
18   output logic [9:0] LEDR;
19   input logic [3:0] KEY;
20   input logic [9:0] SW;
21   //clock signal
22   input CLOCK_50;
23   //vga screen outputs
24   output [7:0] VGA_R;
25   output [7:0] VGA_G;
26   output [7:0] VGA_B;
27   output VGA_BLANK_N;
28   output VGA_CLK;
29   output VGA_HS;
30   output VGA_SYNC_N;
31   output VGA_VS;
32
33   //hex displays are off
34   assign HEX0 = '1;
35   assign HEX1 = '1;
36   assign HEX2 = '1;
37   assign HEX3 = '1;
38   assign HEX4 = '1;
39   assign HEX5 = '1;
40   //switches light up if
41   //corresponding switch is on
42   assign LEDR = SW;
43
44   //intermediate variables for
45   //line_drawer and vga_framebuffer
46   logic [9:0] x0, x1, x;
47   logic [8:0] y0, y1, y;
48   logic frame_start;
49   logic pixel_color;
50
51   //inputter module for preset lines
52   lab3_task1_inputter l3t1in (.in(SW[4:3]), .x0(x0),
53     .y0(y0), .x1(x1), .y1(y1));
54
55
56   ////////// DOUBLE_FRAME_BUFFER //////////
57   logic dfb_en;
58   assign dfb_en = 1'b0;
59   //////////////////////////////////////////
60
61   VGA_framebuffer fb(.clk(CLOCK_50), .rst(~SW[0]), .x(x), .y(y),
62     .pixel_color, .pixel_write(SW[0]), .dfb_en, .frame_start,
63     .VGA_R, .VGA_G, .VGA_B, .VGA_CLK, .VGA_HS, .VGA_VS,
64     .VGA_BLANK_N, .VGA_SYNC_N);
65
66   // draw lines between (x0, y0) and (x1, y1)
67   line_drawer lines (.clk(CLOCK_50), .reset(~SW[0]), .x0(x0), .y0(y0),
68     .x1(x1), .y1(y1), .x(x), .y(y));
69
70
71   assign pixel_color = 1'b1;
72
73 endmodule

```

```
74
75 module DE1_SoC_testbench();
76
77     //reset variables for testbench
78     logic [6:0] HEX0, HEX1, HEX2, HEX3, HEX4, HEX5;
79     logic [9:0] LEDR;
80     logic [3:0] KEY;
81     logic [9:0] SW;
82     logic CLOCK_50;
83     logic [7:0] VGA_R;
84     logic [7:0] VGA_G;
85     logic [7:0] VGA_B;
86     logic VGA_BLANK_N;
87     logic VGA_CLK;
88     logic VGA_HS;
89     logic VGA_SYNC_N;
90     logic VGA_VS;
91
92     parameter clk_pd = 100;
93     initial begin
94         CLOCK_50 <= 0;
95         forever #(clk_pd /2) CLOCK_50 <= ~CLOCK_50;
96     end
97
98     //reinstantiate module
99     DE1_SoC dut (.HEX0, .HEX1, .HEX2, .HEX3, .HEX4, .HEX5, .KEY, .LEDR, .SW, .CLOCK_50,
100     .VGA_R, .VGA_G, .VGA_B, .VGA_BLANK_N, .VGA_CLK, .VGA_HS, .VGA_SYNC_N, .VGA_VS);
101
102     //tests case of each input
103     initial begin
104         SW[4:0] <= 00000; @(posedge CLOCK_50);
105         SW[4:0] <= 00001; @(posedge CLOCK_50);
106         SW[4:0] <= 01001; @(posedge CLOCK_50);
107         SW[4:0] <= 10001; @(posedge CLOCK_50);
108         SW[4:0] <= 11001; @(posedge CLOCK_50);
109         $stop;
110     end
111 endmodule //testbench end
```