Date: March 08, 2024

```
2
            Ben Davis
           3/4/24
EE 371
 4
5
6
7
8
9
            Lab 6, Task 2
            This module instantiates all of my submodules for the
            Task 2 parking lot. It has V_GPIO inputs, and LED outputs
            on the simulator. It has HEX display outputs onto the FPGA,
10
            and KEYO and Switch9 inputs.
11
12
13
       module DE1_SoC (CLOCK_50, HEX0, HEX1, HEX2, HEX3, HEX4, HEX5, KEY, SW, LEDR, V_GPIO);
14
15
            // define ports
16
            input
                      logic CLOCK_50;
           output logic [6:0] HEXO, HEX1, HEX2, HEX3, HEX4, HEX5; input logic [3:0] KEY; // KEYO to advance day input logic [9:0] SW; // SW9 as reset output logic [9:0] LEDR; inout logic [35:23] V_GPIO;
17
18
19
20
21
22
23
            // FPGA output
24
            assign V_{GPIO[26]} = V_{GPIO[28]};
                                                             // LED parking 1
            assign V_{GPIO}[27] = V_{GPIO}[29];
25
                                                             // LED parking 2
// LED parking 3
           assign V_GPIO[32] = V_GPIO[30]; // LED parking 3
assign V_GPIO[34] = (V_GPIO[28] && V_GPIO[29] && V_GPIO[30]); // LED full
assign V_GPIO[31] = LEDR[3]; // Open entrance
assign V_GPIO[33] = LEDR[4]; // Open exit
26
27
28
29
30
31
            // FPGA input
           assign LEDR[0] = V_GPI0[28];
assign LEDR[1] = V_GPI0[29];
assign LEDR[2] = V_GPI0[30];
                                                         // Presence parking 1
// Presence parking 2
// Presence parking 3
32
33
34
35
            assign LEDR[3] = V_{GPIO[23]};
                                                         // Presence entrance
                                                         // Presence exit
36
            assign LEDR[4] = V_GPIO[24];
37
38
39
       counting for parking spot 1
40
           logic car1; //car1 input
logic [4:0] spot1; //spot1 total cars for day
singlePress P1 (.clk(CLOCK_50), .rst(SW[9]), .key(V_GPI0[28]), .onePress(car1));
41
42
43
            counter_25 space1 (.clk(CLOCK_50), .rst(Sw[9]), .inc(carl), .dec(1'b0), .out(spot1));
44
45
46
47
       counting for parking spot 2
48
49
            logic car2; //car2 input
50
            logic [4:0] spot2; //spot2 total cars for day
51
52
53
            singlePress P2 (.clk(CLOCK_50), .rst(SW[9]), .key(V_GPIO[29]), .onePress(car2));
counter_25 space2 (.clk(CLOCK_50), .rst(SW[9]), .inc(car2), .dec(1'b0), .out(spot2));
54
55
       counting for parking spot 3
56
           logic car3; //car3 input
logic [4:0] spot3; //spot3 total cars for day
singlePress P3 (.clk(CLOCK_50), .rst(Sw[9]), .key(V_GPIO[30]), .onePress(car3));
counter_25 space3 (.clk(CLOCK_50), .rst(Sw[9]), .inc(car3), .dec(1'b0), .out(spot3));
57
58
59
60
61
62
       //TIME (HOUR) INCREMENTER
           logic [3:0] hour; //current hour
logic inc_hour; //incrementing hour
singlePress SP (.clk(CLOCK_50), .rst(1'b0), .key(~KEY[0]), .onePress(inc_hour));
hour_time tracker (.clk(CLOCK_50), .rst(SW[9]), .inc(inc_hour), .hour(hour));
63
64
65
66
67
68
       //RUSH HOUR TRACKING
69
            logic [3:0] rush_start; //start of rush hour
            logic [3:0] rush_end; // end of rush hour
70
            rush_hour log (.clk(CLOCK_50), .rst(SW[9]), .car1(V_{GPIO[28]}), .car2(V_{GPIO[29]}),
71
72
                 .car3(V_GPIO[30]), .hour(hour), .rush_start(rush_start), .rush_end(rush_end));
73
```

```
//RAM inputs
 74
          75
 76
 78
 79
 80
 81
          logic [3:0] rdaddress;
 82
          always_ff @(posedge CLOCK_50) begin
 83
             if(hour != 4'b1000) begin
 84
                 rdaddress <= hour;
 85
             end else begin
 86
                 rdaddress <= scroll;
 87
          end end
 88
 89
       //RAM Scroll
          logic [31:0] clock;
 90
 91
          clock_divider cdiv (.clock(CLOCK_50), .divided_clocks(clock));
 92
          logic scroll_start;
          singlePress hour8 (.clk(CLOCK_50), .rst(SW[9]),
 93
 94
                        .key(hour == 4'b1000), .onePress(scroll_start));
 95
          logic [3:0] scroll:
 96
          scroller scrl (.clk(clock[25]), .rst(scroll_start), .out(scroll));
 97
 98
 99
           /********
100
          HEX DISPLAYS
          \ *********/
101
102
      // HEXES 0-3
103
104
          //logic for during the day, showing lot space
105
          logic [1:0] cars;
106
          assign cars = (V_GPIO[28] + V_GPIO[29] + V_GPIO[30]);
          logic [6:0] hexzero;
logic [6:0] hexone;
107
108
109
          logic [6:0] hextwo;
          logic [6:0] hexthree;
110
111
          lot_spots LS (.cars(cars), .hx0(hexzero), .hx1(hexone),
112
                                      .hx2(hextwo), .hx3(hexthree));
113
          //logic for end of day parking information
logic [6:0] hexone_data;
logic [6:0] hextwo_addr;
114
115
116
          logic [3:0] lot_data;
117
118
          assign lot_data = whole_day[3:0];
          hexadecimal hx1 (.in(lot_data), .out(hexone_data));
hexadecimal hx2 (.in(rdaddress), .out(hextwo_addr));
119
120
121
122
          //clocked always to switch between data
          logic [6:0] hexzero_fin;
logic [6:0] hexone_fin;
logic [6:0] hextwo_fin;
logic [6:0] hexthree_fin;
123
124
125
126
          always_ff @(posedge CLOCK_50) begin
127
             if(hour != 4'b1000) begin
128
                 hexzero_fin <= hexzero;
129
                 hexone_fin <= hexone;</pre>
130
131
                 hextwo_fin <= hextwo;</pre>
132
                 hexthree_fin <= hexthree;
133
             end else begin
                 hexzero_fin <= 7'b1111111;
134
135
                 hexone_fin <= hexone_data;
136
                 hextwo_fin <= hextwo_addr;
                 if(rush_start == 4'b1111) begin
   hexthree_fin <= 7'b0111111;</pre>
137
138
139
                 end else begin
140
                    hexthree_fin <= hexthree_rush;</pre>
141
          end end end
142
143
          //logic for if the day has ended and there is no rush hour
          logic [6:0] hexthree_rush;
144
145
          hexadecimal hx3 (.in(rush_start), .out(hexthree_rush));
146
```

```
147
          assign HEX0 = hexzero_fin;
148
          assign HEX1 = hexone_fin;
149
          assign HEX2 = hextwo_fin;
150
          assign HEX3 = hexthree_fin;
       // END OF HEXES 0-3
151
152
153
       // HEXES 4-5
          logic [6:0] hexfour;
logic [6:0] hexfive;
154
155
156
          logic [6:0] hexfive_hour;
          logic [6:0] hexfour_final;
157
158
          logic [6:0] hexfive_final;
159
160
           //hex display converters
161
          hexadecimal hx4_rush (.in(rush_end), .out(hexfour));
162
          hexadecimal hx5_hour (.in(hour), .out(hexfive_hour));
163
164
          //flip flops to allow the hex to display
165
          //different datapaths during and after the day
166
          always_ff @(posedge CLOCK_50) begin
              if(hour != 4'b1000) begin
hexfour_final <= 7'b1111111;</pre>
167
168
169
                 hexfive_final <= hexfive_hour;
170
              end else begin
                 if(rush_end == 4'b1111) begin
171
172
                     hexfour_final <= 7'b0111111;
                 end else begin
173
174
                     hexfour_final <= hexfour; end
                 hexfive_final <= 7'b1111111;
175
176
          end end
177
178
          //giving the hexes inputs
179
          assign HEX4 = hexfour_final;
          assign HEX5 = hexfive_final;
180
181
       // END OF HEXES 4-5
182
183
184
       endmodule // DE1_SoC
       //testbench
185
       timescale 1ps/1ps
module DE1_SoC_tb ();
186
187
188
           /define ports
          logic CLOCK_50;
189
190
                 [6:0] HEXO, HEX1, HEX2, HEX3, HEX4, HEX5;
191
          logic [3:0] KEY; // KEYO to advance day
          logic [9:0] SW; // SW9 as reset
192
          logic [9:0] LEDR;
193
194
          logic [35:23] V_GPIO;
195
196
          DE1_SOC dut (.CLOCK_50, .HEX0, .HEX1, .HEX2, .HEX3, .HEX4, .HEX5, .KEY, .SW, .LEDR, .
       V_GPIO);
197
198
          //clock setup
199
          parameter clock_pd = 100;
200
          initial begin
201
              CLOCK_50 <= 0;
202
              forever #(clock_pd /2) CLOCK_50 <= ~CLOCK_50;</pre>
203
          end //of clock setup
204
205
          //tests an instance where a car joins hour 1, another joins hour 3
206
           //a third joins hour 5, and they all leave hour 7 \,
207
          initial begin
208
              SW[9] \le 0; KEY[0] \le 0; V_{GPIO[30:28]} \le 3'b000; @(posedge CLOCK_50); //hour 0
                                                           <= 3 b000; @(posedge CLOCK_50);
<= 3'b001; @(posedge CLOCK_50);
<= 3'b001; @(posedge CLOCK_50);
<= 3'b001; @(posedge CLOCK_50);
<= 3'b001; @(posedge CLOCK_50);</pre>
                    <= 0; KEY[0] <= 1; V_GPI0[30:28] <= 0; KEY[0] <= 0; V_GPI0[30:28]
209
                                          V_GPI0[30:28]
V_GPI0[30:28]
210
                           KEY[0]
211
              SW[9]
                                   <= 0;
                                          V_GPI0[30:28]
                                                           <= 3'b001;
                           KEY[0] \leftarrow 0;
              SW[9]
                                                                                                //hour 2
212
                    <= 0;
              SW[91
                           KEY[0] \leftarrow 0;
                                          V_GPI0[30:28]
                                                          <= 3'b001; @(posedge CLOCK_50)
213
                    <= 0;
                    = 0; KEY[0] = 0; V_GPI0[30:28] = 3'b011; @(posedge CLOCK_50); //hour 3
214
              SW[9]
                                                          <= 3'b011; @(posedge CLOCK_50);
              SW[9]
                    \neq 0; KEY[0] \neq 0; V_GPI0[30:28]
215
              SW[9]
                    = 0; KEY[0] = 0; V_GPIO[30:28] = 3'b011; @(posedge CLOCK_50); //hour 4
216
                    <= 0; KEY[0] <= 0; V_GPI0[30:28] <= 3'b011; @(posedge CLOCK_50);
217
              SW[9] \le 0; KEY[0] \le 0; V_{GPIO[30:28]} \le 3'b111; @(posedge CLOCK_50); //hour 5
218
```

Page 4 of 4 Revision: lab6