

```

1  /*
2  Ben Davis
3  2/15/24
4  EE 371
5  Lab 4, Task 2
6
7  This module takes in a 8 bit input and a preloaded ram and
8  searches to see if the ram holds the input, using binary
9  search. It has a clear, hold, and comp input. They respectively
10 clear the data, hold the search, and execute one cycle of the search.
11 There are three outputs, L is the address of the input data in the
12 RAM, finish tells the fsm that the process is finished, and
13 found is true if the data is in the RAM.
14
15 */
16
17 module data_bin (
18     input logic clk, //clock
19     input logic [7:0] A, //input data
20     input logic clear, //clears data -- like reset
21     input logic comp, //executes search
22     input logic hold, //stalls search
23     output logic [4:0] L, //data input address in RAM
24     output logic finish, //search is done
25     output logic found); //RAM contains input data
26
27 //intermediate logic for the binary search
28 logic [7:0] ram_out; //contents of the RAM
29 int count; //counter fo the search process
30 logic [4:0] addr; //address
31 logic [4:0] addr_temp; //next address for the ram
32
33 ram32x8 ram (.address(addr_temp), .clock(clk), .data(8'b0), .wren(0), .q(ram_out));
34
35 always_ff @(posedge clk) begin
36     /* if in the clear state, continuously reset the address
37     to 16--the middle of the ram.*/
38     if(clear) begin
39         addr <= 5'b10000;
40         addr_temp <= 5'b10000;
41     end else if(hold) begin
42         //in the stall state, assign address to next address
43         addr_temp <= addr;
44     end else if(comp) begin
45         //executes the search
46         if(A > ram_out) begin
47             //if greater than, multiply address by 1.5
48             addr <= addr + (addr >> 1);
49         end else if(A < ram_out) begin
50             //if less than, divide addr by two
51             addr <= addr - (addr >> 1);
52         end else begin
53             //if its equal, hold the address
54             addr <= addr;
55         end
56         //increment counter
57         count <= count + 1;
58     end
59 end
60
61 assign L = addr;
62 //if the ram found the input
63 assign found = (ram_out == A);
64 //the ram has 32 elements. binary search should not
65 //take more than five "recursions"
66 assign finish = (count >= 5);
67
68 endmodule
69 //testbench
70 `timescale 1ps/1ps
71 module data_bin_tb ();
72
73     //recall variables

```

```
74 logic clk, clear, comp, hold;
75 logic [7:0] A;
76 logic [4:0] L;
77 logic finish, found;
78
79 data_bin dut (.clk, .A, .clear, .comp, .hold, .L, .finish, .found);
80
81 //clock setup
82 parameter clk_pd = 100;
83 initial begin
84     clk <= 0;
85     forever #(clk_pd /2) clk <= ~clk;
86 end //of clock setup
87
88 //tests an instance where it takes in an input of "8," where it runs through
89 //five "recursions"
90 initial begin
91     A <= 8'b00001010; clear <= 1; comp <= 0; hold <= 0; @(posedge clk);
92     A <= 8'b00001010; clear <= 0; comp <= 0; hold <= 1; @(posedge clk);
93     A <= 8'b00001010; clear <= 0; comp <= 1; hold <= 0; @(posedge clk);
94     A <= 8'b00001010; clear <= 0; comp <= 0; hold <= 1; @(posedge clk);
95     A <= 8'b00001010; clear <= 0; comp <= 0; hold <= 0; @(posedge clk);
96     A <= 8'b00001010; clear <= 0; comp <= 0; hold <= 1; @(posedge clk);
97     A <= 8'b00001010; clear <= 0; comp <= 1; hold <= 0; @(posedge clk);
98     A <= 8'b00001010; clear <= 0; comp <= 0; hold <= 1; @(posedge clk);
99     A <= 8'b00001010; clear <= 0; comp <= 1; hold <= 0; @(posedge clk);
100    A <= 8'b00001010; clear <= 0; comp <= 0; hold <= 1; @(posedge clk);
101    A <= 8'b00001010; clear <= 0; comp <= 1; hold <= 0; @(posedge clk);
102    A <= 8'b00001010; clear <= 0; comp <= 0; hold <= 1; @(posedge clk);
103    A <= 8'b00001010; clear <= 0; comp <= 0; hold <= 1; @(posedge clk);
104
105    $stop;
106 end
107 endmodule //test end
```