

```
1  /*
2    Ben Davis
3    1/22/24
4    EE 371
5    Lab 2, Task 1
6
7    This module converts a 4 bit input to a 7 bit output. This
8    is for hex display use on a DE1-Soc board. It only takes in
9    the 4bit input in and the 7bit output out. Assumes the hex
10   display is active low.
11
12  */
13
14  module hexadecimal (input logic [3:0] in, //logic variables
15                     output logic [6:0] out);
16
17     //takes the case in and converts it to hexadecimal format
18     //going from 0-9 and then a-f. Ex: 2 -> 2, 11 -> b
19     always_comb begin
20         case(in)
21
22             4'b0000: out <= 7'b1000000;
23
24             4'b0001: out <= 7'b1111001;
25
26             4'b0010: out <= 7'b0100100;
27
28             4'b0011: out <= 7'b0110000;
29
30             4'b00100: out <= 7'b0011001;
31
32             4'b0101: out <= 7'b0010010;
33
34             4'b0110: out <= 7'b0000010;
35
36             4'b0111: out <= 7'b1111000;
37
38             4'b1000: out <= 7'b0000000;
39
40             4'b1001: out <= 7'b0011000;
41
42             4'b1010: out <= 7'b0001000;
43
44             4'b1011: out <= 7'b0000011;
45
46             4'b1100: out <= 7'b0100111;
47
48             4'b1101: out <= 7'b0100001;
49
50             4'b1110: out <= 7'b0000110;
51
52             4'b1111: out <= 7'b0111111;
53
54             4'bxxxx: out <= 7'b0111111;
55
56             default: out <= 7'b0111111;
57
58         endcase
59     end
60 endmodule
61
62 //testbench
63 module hexadecimal_testbench();
64     //reset logic variables
65     logic [3:0] in;
66     logic [6:0] out;
67     //instantiate module
68     hexadecimal dut (.in, .out);
69
70     //tests instance where the input is 6,
71     //then 2, and then 7
72     initial begin
73         in <= 4'b0110; #0
```

```
74         in <= 4'b0010; #5
75         in <= 4'b0111; #10
76         $stop;
77     end
78 endmodule
```