```
2
3
          Ben Davis
          1/23/24
EE 371
 4
5
6
7
8
9
          Lab 2, Task 2
          This module takes a clock period (frequency in Hz) and continuously
          divides each frequency by 1/2 until it reaches its 32nd index
10
      */
11
12
      module clock_divider (clock, divided_clocks);
13
          input logic clock;
//output array of 32 frequencies
output logic [31:0] divided_clocks = 32'b0;
14
15
16
17
18
          always_ff @(posedge clock) begin
19
              divided_clocks <= divided_clocks + 1; //slows down clock</pre>
20
21
22
23
24
25
26
27
28
30
31
      endmodule
      module clock_divider_testbench();
          logic clock;
          logic [31:0] divided_clocks;
          clock_divider dut (.clock, .divided_clocks);
          parameter clock_period = 100;
33
34
35
36
37
38
39
40
41
          initial begin
              clock <= 0;
              forever #(clock_period /2) clock <= ~clock; //cut frequency in half</pre>
          end //end initialization
          initial begin
                for (int i = 0; i < 100; i++) begin
    @(posedge clock); //loop through</pre>
42
43
44
45
                $stop; // Stop the simulation
46
           end
47
      endmodule
48
```