```
1
 2
          Ben Davis
         3/5/24
EE 371
 4
5
6
7
8
9
10
          Lab 6, Task 2
         This module increments the parking lots hour by one everytime
         KEY[0] is pressed. It takes a reset signal from switch9,
          a clock from CLOCK_50, and has a 3 bit output.
11
12
      module hour_time (
13
             input logic clk, //clock
14
15
16
17
             input logic rst, //reset
             input logic inc, //KEY[0]
output logic [3:0] hour //current hour
18
         enum {s0, off1, s1, off2, s2, off3, s3, off4, s4, off5,
s5, off6, s6, off7, s7, s8} ps, ns;
19
20
21
22
23
24
25
          //progresses states and also resets the state
          always_ff @(posedge clk) begin
             if(rst) begin
                ps \ll s0;
             end else begin
26
27
28
29
30
31
                 ps <= ns;
             end
         end
         //state logic
always_ff @(posedge clk) begin
32
33
34
35
             case(ps)
             //every s# has the hour match its #
             //off states are intermediate states to
             //allow the system to take a break
36
37
                 s0: begin
                        hour <= 4'b0000;
38
39
40
                        if(inc) ns <= s1;</pre>
                        else ns <= s0;
                      end
41
                 off1: begin
42
                        ns \ll s1;
43
                        hour <= hour;
44
                      end
45
                 s1: begin
46
47
                        hour <= 4'b0001;
                        if(inc) ns <= s2;
48
49
                        else ns \ll s1;
                      end
50
51
52
53
54
55
56
57
58
59
                 off2: begin
                        ns \ll s2;
                        hour <= hour;
                      end
                 s2: begin
                        hour <= 4'b0010;
                        if(inc) ns <= s3;
                        else ns <= s2;</pre>
                      end
                 off3: begin
60
                        ns \ll s3;
61
                        hour <= hour;
62
                      end
                 s3: begin
63
                        hour <= 4'b0011;
64
65
                        if(inc) ns <= s4;</pre>
66
                        else ns <= s3;
67
                      end
                 off4: begin
68
69
                        ns \ll s4;
70
                        hour <= hour;
                      end
                 s4: begin
73
                        hour <= 4'b0100;
```

```
if(inc) ns <= s5;</pre>
 75
76
                        else ns <= s4;</pre>
                      end
                 off5: begin
 78
                        ns <= s5;
 79
                        hour <= hour;
 80
                      end
 81
                 s5: begin
 82
                        hour <= 4'b0101;
 83
                        if(inc) ns <= s6;
 84
                        else ns \ll s5;
 85
                      end
                 off6: begin
 86
 87
                        ns <= s6;
 88
                        hour <= hour;
 89
                      end
 90
                 s6: begin
 91
                        hour <= 4'b0110;
 92
                        if(inc) ns <= s7;
 93
                        else ns <= s6;</pre>
 94
                      end
 95
                 off7: begin
 96
                        ns \ll s7;
 97
                        hour <= hour;
 98
                      end
 99
                 s7: begin
100
                        hour <= 4'b0111;
101
                        if(inc) ns <= s8;</pre>
                        else ns <= s7;
102
103
                      end
104
                 s8: begin
105
                        hour <= 4'b1000;
106
                        ns <= s8;
107
                      end
108
              endcase
109
          end
       endmodule
110
       //testbench
111
112
       module hour_time_tb ();
113
          //logic
114
          logic clk, rst, inc;
logic [3:0] hour;
115
116
117
118
          hour_time dut (.*);
119
120
          //clock setup
121
          parameter cl_pd = 100;
122
          initial begin
123
              clk <= 0;
              forever #(cl_pd /2) clk <= ~clk;</pre>
124
          end //of clock setup
          //tests a case where the hour is incremented 3 times
127
          initial begin
128
129
              rst \leftarrow 0; inc \leftarrow 0; @(posedge clk);
              rst <= 0; inc <= 1; @(posedge clk);
130
131
              rst <= 0; inc <= 1; @(posedge clk);
132
              rst \leftarrow 0; inc \leftarrow 0; @(posedge clk);
              rst <= 0; inc <= 0; @(posedge clk);
133
134
              rst <= 0; inc <= 1; @(posedge clk);
135
              rst \leftarrow 0; inc \leftarrow 0; @(posedge clk);
136
              $stop;
137
          end
138
       endmodule
```

Date: March 08, 2024