```
Date: March 08, 2024
    2
3
             Ben Davis
             1/22/24
EE 371
    4
    5
6
7
8
9
             Lab 2, Task 1
             This module converts a 4 bit input to a 7 bit output. This is for hex display use on a DE1-SoC board. It only takes in
              the 4bit input in and the 7bit output out. Assumes the hex
   10
              display is active low.
   11
   12
         */
   13
   14
         module hexadecimal (input logic [3:0] in, //logic variables
   15
                                     output logic [6:0] out);
   16
17
              //takes the case in and converts it to hexadecimal format //going from 0-9 and then a-f. Ex: 2 \rightarrow 2, 11 \rightarrow b
   18
   19
             always_comb begin
   20
                 case(in)
   21
22
23
                     4'b0000: out <= 7'b1000000;
   24
25
                     4'b0001: out <= 7'b1111001;
   26
27
28
29
30
31
                     4'b0010: out <= 7'b0100100;
                     4'b0011: out <= 7'b0110000;
                     4'b00100: out <= 7'b0011001;
   32
33
34
35
36
37
38
39
40
                     4'b0101: out <= 7'b0010010;
                     4'b0110: out <= 7'b0000010;
                     4'b0111: out <= 7'b1111000;
                     4'b1000: out <= 7'b00000000;
                     4'b1001: out <= 7'b0011000;
   41
   42
                     4'b1010: out <= 7'b0001000;
   43
   44
                     4'b1011: out <= 7'b0000011;
   45
   46
47
                     4'b1100: out <= 7'b0100111;
   48
                     4'b1101: out <= 7'b0100001;
   49
   50
51
52
53
54
55
                     4'b1110: out <= 7'b0000110;
                     4'b1111: out <= 7'b0111111;
                     4'bxxxx: out <= 7'b0111111;
   56
                     default: out <= 7'b0111111;
   58
                 endcase
   59
             end
   60
         endmodule
   61
          //testbench
   62
         module hexadecimal_testbench();
             //reset logic variables
logic [3:0] in;
logic [6:0] out;
//instantiate module
   63
   64
   65
   66
              hexadecimal dut (.in, .out);
   67
   68
   69
              //tests instance where the input is 6,
   70
              //then 2, and then 7
              initial begin
   71
                 in <= 4'b0110; #0
```

Date: March 08, 2024