```
// megafunction wizard: %RAM: 2-PORT%
      // GENERATION: STANDARD
 3
      // VERSION: WM1.0
 4
      // MODULE: altsyncram
 5
 6
      // File Name: ram8x16.v
     // Megafunction Name(s):
// altsyncram
 8
 9
10
11
         Simulation Library Files(s):
     12
13
14
         15
         THIS IS A WIZARD-GENERATED FILE. DO NOT EDIT THIS FILE!
16
17
      // 17.0.0 Build 595 04/25/2017 SJ Lite Edition
      // *********************
18
19
20
21
      //Copyright (C) 2017 Intel Corporation. All rights reserved.
22
      //Your use of Intel Corporation's design tools, logic functions
23
      //and other software and tools, and its AMPP partner logic
     //functions, and any output files from any of the foregoing //(including device programming or simulation files), and any //associated documentation or information are expressly subject //to the terms and conditions of the Intel Program License
24
25
26
27
     //Subscription Agreement, the Intel Quartus Prime License Agreement, //the Intel MegaCore Function License Agreement, or other //applicable license agreement, including, without limitation, //that your use is for the sole purpose of programming logic //devices manufacturing by Intel and sold by Intel or itself.
29
30
31
32
33
      //authorized distributors. Please refer to the applicable
      //agreement for further details.
35
36
37
      // synopsys translate_off
38
       timescale 1 ps / 1 ps
      // synopsys translate_on
39
40
      module ram8x16 (
41
          clock,
42
          data,
43
         rdaddress,
44
         wraddress,
45
         wren,
46
         q);
47
48
                  clock;
         input
49
          input [15:0] data;
         input [3:0] rdaddress;
input [3:0] wraddress;
50
51
52
53
                   wren;
          input
         output
                   [15:0]
       ifndef ALTERA_RESERVED_QIS
55
      // synopsys translate_off
       endif
56
57
         tri1
                   clock;
         tri0
                   wren;
59
      `ifndef ALTERA_RESERVED_QIS
      // synopsys translate_on
60
       endif
61
62
63
         wire [15:0] sub_wire0;
         wire [15:0] q = sub_wire0[15:0];
64
65
66
          altsyncram altsyncram_component (
                     .address_a (wraddress),
.address_b (rdaddress),
67
68
69
                     .clock0 (clock),
                     .data_a (data),
70
71
                     .wren_a (wren)
                     .q_b (sub_wire0),
                     .aclr0 (1'b0),
```

```
.aclr1 (1'b0),
.addressstall_a (1'b0),
                        .audressstall_a (1'b0),
.addressstall_b (1'b0),
.byteena_a (1'b1),
.clock1 (1'b1),
.clocken0 (1'b1),
.clocken1 (1'b1),
.clocken2 (1'b1),
.clocken3 (1'b1),
 76
 80
                         .clocken3 (1'b1)
 83
                         .data_b (\{16\{1'b1\}\}),
 84
 85
                         .eccstatus (),
 86
                         .q_a (),
                         .rden_a (1'b1),
.rden_b (1'b1),
 87
 88
                         .wren_b (1'b0);
 89
 90
            defparam
                a]tsyncram_component.address_aclr_b = "NONE"
 91
                altsyncram_component address_reg_\overline{b} = "CLOCKO"
 92
                altsyncram_component.clock_enable_input_a = "BYPASS"
 93
                altsyncram_component.clock_enable_input_b = "BYPASS",
                altsyncram_component.clock_enable_output_b = "BYPASS"
 95
                altsyncram_component_intended_device_family = "Cyclone v",
 96
                altsyncram_component.lpm_type = "altsyncram",
 97
 98
                altsyncram_component.numwords_a = 16,
 99
                altsyncram_component.numwords_b = 16,
                altsyncram_component.operation_mode = "DUAL_PORT",
100
                altsyncram_component.outdata_aclr_b = "NONE", altsyncram_component.outdata_reg_b = "CLOCKO"
101
102
                altsyncram_component.power_up_uninitialized = "FALSE", altsyncram_component.ram_block_type = "M10K",
103
104
105
                altsyncram_component.read_during_write_mode_mixed_ports = "DONT_CARE",
106
                altsyncram_component.widthad_a = 4,
107
                altsyncram_component.widthad_b = 4,
108
                altsyncram_component.width_a = 16,
109
                altsyncram_component.width_b = 16,
110
                altsyncram_component.width_byteena_a = 1;
111
112
113
        endmodule
114
115
116
        // CNX file retrieval info
117
118
        // Retrieval info: PRIVATE: ADDRESSSTALL_A NUMERIC "O"
        // Retrieval info: PRIVATE: ADDRESSSTALL_B NUMERIC "O"
119
        // Retrieval info: PRIVATE: BYTEENA_ACLR_A NUMERIC "O"
120
        // Retrieval info: PRIVATE: BYTEENA_ACLR_B NUMERIC "O"
121
        // Retrieval info: PRIVATE: BYTE_ENABLE_A NUMERIC "O"
122
123
        // Retrieval info: PRIVATE: BYTE_ENABLE_B NUMERIC
        // Retrieval info: PRIVATE: BYTE_SIZE NUMERIC "8"
// Retrieval info: PRIVATE: BlankMemory NUMERIC "1"
// Retrieval info: PRIVATE: CLOCK_ENABLE_INPUT_A NUMERIC "0"
// Retrieval info: PRIVATE: CLOCK_ENABLE_INPUT_B NUMERIC "0"
// Retrieval info: PRIVATE: CLOCK_ENABLE_OUTPUT_A NUMERIC "0"
124
125
126
127
128
        // Retrieval info: PRIVATE: CLOCK_ENABLE_OUTPUT_B NUMERIC "O"
// Retrieval info: PRIVATE: CLRdata NUMERIC "O"
129
130
        // Retrieval info: PRIVATE: CLRq NUMERIC "0"
// Retrieval info: PRIVATE: CLRrdaddress NUMERIC "0"
131
132
        // Retrieval info: PRIVATE: CLRrren NUMERIC "0"
133
134
        // Retrieval info: PRIVATE: CLRwraddress NUMERIC "O"
        // Retrieval info: PRIVATE: CLRWren NUMERIC "
// Retrieval info: PRIVATE: Clock NUMERIC "0"
135
136
        // Retrieval info: PRIVATE: Clock_A NUMERIC "0"
// Retrieval info: PRIVATE: Clock_B NUMERIC "0"
// Retrieval info: PRIVATE: IMPLEMENT_IN_LES NUMERIC "0"
137
138
139
        // Retrieval info: PRIVATE: INDATA_ACLR_B NUMERIC "0
// Retrieval info: PRIVATE: INDATA_REG_B NUMERIC "0"
140
141
        // Retrieval info: PRIVATE: INIT_FILE_LAYOUT STRING "PORT_B"
142
        // Retrieval info: PRIVATE: INIT_TO_SIM_X NUMERIC "0"
143
        // Retrieval info: PRIVATE: INTENDED_DEVICE_FAMILY STRING "Cyclone V"
144
        // Retrieval info: PRIVATE: JTAG_ENABLED NUMERIC "O"
145
146
        // Retrieval info: PRIVATE: JTAG_ID STRING "NONE"
```

```
// Retrieval info: PRIVATE: MAXIMUM_DEPTH NUMERIC "0"
147
148
                  // Retrieval info: PRIVATE: MEMSIZE NUMERIC "256
                 // Retrieval info: PRIVATE: MEMSIZE NUMERIC 250
// Retrieval info: PRIVATE: MEM_IN_BITS NUMERIC "O"
// Retrieval info: PRIVATE: MIFFILENAME STRING ""
// Retrieval info: PRIVATE: OPERATION_MODE NUMERIC "2"
// Retrieval info: PRIVATE: OUTDATA_ACLR_B NUMERIC "O"
// Retrieval info: PRIVATE: OUTDATA_REG_B NUMERIC "1"
// Retrieval info: PRIVATE: RAM_BLOCK_TYPE NUMERIC "2"
// Retrieval info: PRIVATE: READ_DURING_WRITE_MODE_MIXED_PORTS NUMERIC "2"
// Retrieval info: PRIVATE: READ_DURING_WRITE_MODE_PORT A NUMERIC "3"
149
150
151
152
153
154
155
                  // Retrieval info: PRIVATE: READ_DURING_WRITE_MODE_PORT_A NUMERIC "3"
// Retrieval info: PRIVATE: READ_DURING_WRITE_MODE_PORT_B NUMERIC "3"
// Retrieval info: PRIVATE: REGdata NUMERIC "1"
// Retrieval info: PRIVATE: REG
156
157
158
159
                  // Retrieval info: PRIVATE: REGY NOMERIC "1"
// Retrieval info: PRIVATE: REGrdaddress NUMERIC "1"
// Retrieval info: PRIVATE: REGWRADDRESS NUMERIC "1"
// Retrieval info: PRIVATE: REGWRADDRESS NUMERIC "1"
// Retrieval info: PRIVATE: SYNTH_WRADDRESS NUMERIC "0"
160
161
162
163
164
                  // Retrieval info: PRIVATE: SINTH_WRAPPER_GEN_POSTFIX:
// Retrieval info: PRIVATE: USE_DIFF_CLKEN NUMERIC "O"
// Retrieval info: PRIVATE: UseDPRAM NUMERIC "1"
// Retrieval info: PRIVATE: WIDTH_READ_A NUMERIC "16"
// Retrieval info: PRIVATE: WIDTH_READ_B NUMERIC "16"
165
166
167
168
                 // Retrieval info: PRIVATE: WIDTH_READ_B NUMERIC "16"
// Retrieval info: PRIVATE: WIDTH_WRITE_A NUMERIC "16"
// Retrieval info: PRIVATE: WIDTH_WRITE_B NUMERIC "16"
// Retrieval info: PRIVATE: WRADDR_ACLR_B NUMERIC "0"
// Retrieval info: PRIVATE: WRADDR_REG_B NUMERIC "0"
// Retrieval info: PRIVATE: WRCTRL_ACLR_B NUMERIC "0"
// Retrieval info: PRIVATE: enable NUMERIC "0"
// Retrieval info: PRIVATE: rden NUMERIC "0"
// Retrieval info: LIBRARY: altera_mf altera_mf_components.all
// Retrieval info: CONSTANT: ADDRESS_ACLR_B STRING "NONE"
// Retrieval info: CONSTANT: ADDRESS_REG_B STRING "CLOCKO"
// Retrieval info: CONSTANT: CLOCK_ENABLE_INPUT A STRING "BYPASS"
169
170
171
172
173
174
175
176
177
178
179
                  // Retrieval info: CONSTANT: CLOCK_ENABLE_INPUT_A STRING "BYPASS"
// Retrieval info: CONSTANT: CLOCK_ENABLE_INPUT_B STRING "BYPASS"
180
181
                  // Retrieval info: CONSTANT: CLOCK_ENABLE_OUTPUT_B STRING "BYPASS"
182
                  // Retrieval info: CONSTANT: INTENDED_DEVICE_FAMILY STRING "Cyclone V"
// Retrieval info: CONSTANT: LPM_TYPE STRING "altsyncram"
// Retrieval info: CONSTANT: NUMBERS A NUMBERS "16"
183
184
                  // Retrieval info: CONSTANT: LFM_TFL STRING artsynctam
// Retrieval info: CONSTANT: NUMWORDS_A NUMERIC "16"
// Retrieval info: CONSTANT: NUMWORDS_B NUMERIC "16"
// Retrieval info: CONSTANT: OPERATION_MODE STRING "DUAL_PORT"
// Retrieval info: CONSTANT: OUTDATA_ACLR_B STRING "NONE"
// Retrieval info: CONSTANT: OUTDATA_REG_B STRING "CLOCKO"
185
186
187
188
189
                  // Retrieval info: CONSTANT: POWER_UP_UNINITIALIZED STRING "FALSE"
// Retrieval info: CONSTANT: RAM_BLOCK_TYPE STRING "M10K"
190
191
                  // Retrieval info: CONSTANT: READ_DURING_WRITE_MODE_MIXED_PORTS STRING "DONT_CARE"
// Retrieval info: CONSTANT: WIDTHAD_A NUMERIC "4"
// Retrieval info: CONSTANT: WIDTHAD_A NUMERIC "4"
192
193
194
                  // Retrieval info: CONSTANT: WIDTH_A NUMERIC "16"
// Retrieval info: CONSTANT: WIDTH_B NUMERIC "16"
195
196
                 // Retrieval info: CONSTANT: WIDTH_B NUMERIC "16"

// Retrieval info: CONSTANT: WIDTH_BYTEENA_A NUMERIC "1"

// Retrieval info: USED_PORT: clock 0 0 0 0 INPUT VCC "clock"

// Retrieval info: USED_PORT: data 0 0 16 0 INPUT NODEFVAL "data[15..0]"

// Retrieval info: USED_PORT: q 0 0 16 0 OUTPUT NODEFVAL "q[15..0]"

// Retrieval info: USED_PORT: rdaddress 0 0 4 0 INPUT NODEFVAL "rdaddress[3..0]"

// Retrieval info: USED_PORT: wraddress 0 0 4 0 INPUT NODEFVAL "wraddress[3..0]"

// Retrieval info: USED_PORT: wren 0 0 0 0 INPUT GND "wren"

// Retrieval info: CONNECT: @address a 0 0 4 0 wraddress 0 0 4 0
197
198
199
200
201
202
203
                  // Retrieval info: CONNECT: @address_a 0 0 4 0 wraddress 0 0 4 0 // Retrieval info: CONNECT: @address_b 0 0 4 0 rdaddress 0 0 4 0
204
205
                  // Retrieval info: CONNECT: @clock0 \overline{0} 0 0 0 clock 0 0 0
206
                  // Retrieval info: CONNECT: @data_a 0 0 16 0 data 0 0 16 0
207
                 // Retrieval info: CONNECT: @data_a 0 0 16 0 data 0 0 16 0
// Retrieval info: CONNECT: @wren_a 0 0 0 0 wren 0 0 0 0
// Retrieval info: CONNECT: q 0 0 16 0 @q_b 0 0 16 0
// Retrieval info: GEN_FILE: TYPE_NORMAL ram8x16.v TRUE
// Retrieval info: GEN_FILE: TYPE_NORMAL ram8x16.inc FALSE
// Retrieval info: GEN_FILE: TYPE_NORMAL ram8x16.bsf FALSE
// Retrieval info: GEN_FILE: TYPE_NORMAL ram8x16_inst.v FALSE
// Retrieval info: GEN_FILE: TYPE_NORMAL ram8x16_bb v FALSE
208
209
210
 211
 212
213
214
215
                  // Retrieval info: GEN_FILE: TYPE_NORMAL ram8x16_bb.v TRUE
216
217
                  // Retrieval info: LIB_FILE: altera_mf
```

Revision: lab6