```
2
           Ben Davis
           2/15/24
EE 371
4
5
6
7
8
9
           Lab 4, Task 2
           This module takes in a 8 bit input and a preloaded ram and
           searches to see if the ram holds the input, using binary
           search. It has a clear, hold, and comp input. They respectively
10
           clear the data, hold the search, and execute one cycle of the search.
11
           There are three outputs, L is the address of the input data in the
12
           RAM, finish tells the fsm that the process is finished, and
13
           found is true if the data is in the RAM.
14
15
       */
16
17
       module data_bin (
                             input logic clk, //clock
input logic [7:0] A, //input data
input logic clear, //clears data -- like reset
input logic comp, //executes search
input logic hold, //stalls search
output logic [4:0] L, //data input address in RAM
output logic finish, //search is done
output logic found); //RAM contains input data
18
19
20
21
22
23
24
25
26
27
28
29
30
31
            //intermediate logic for the binary search
           logic [7:0] ram_out; //contents of the RAM
int count; //counter fo the search process
logic [4:0] addr; //address
logic [4:0] addr_temp; //next address for the ram
32
33
34
35
36
37
           ram32x8 ram (.address(addr_temp), .clock(clk), .data(8'b0), .wren(0), .q(ram_out));
           always_ff @(posedge clk) begin
                /* if in the clear state, continuously reset the address to 16--the middle of the ram.*/
38
39
                if(clear) begin
                    addr <= 5 b10000;
                    addr_temp <= 5'b10000;
40
                end else if(hold) begin
//in the stall state, assign address to next address
41
42
43
                    addr_temp <= addr;</pre>
44
                end else if(comp) begin
45
                //executes the search
46
                    if(A > ram_out) begin
47
                    //if greater than, multiply address by 1.5
48
                         addr \le addr + (addr >> 1);
49
                    end else if(A < ram_out) begin</pre>
                    //if less than, divide addr by two
addr <= addr - (addr >> 1);
50
51
52
53
54
55
56
57
59
                    end else begin
//if its equal, hold the address
    addr <= addr;</pre>
                    end
                     //increment counter
                    count <= count + 1;</pre>
                end
           end
60
61
           assign L = addr;
62
            //if the ram found the input
           assign found = (ram_out == A);
//the ram has 32 elements. binary search should not
//take more than five "recursions"
63
64
65
66
           assign finish = (count >=5);
67
       endmodule
68
       //testbench
69
70
        timescale 1ps/1ps
71
       module data_bin_tb ();
72
73
           //recall variables
```

```
logic clk, clear, comp, hold;
                 logic [7:0] A;
logic [4:0] L;
logic finish, found;
  75
76
  78
  79
                  data_bin dut (.clk, .A, .clear, .comp, .hold, .L, .finish, .found);
  80
  81
                  //clcok setup
  82
                  parameter clk_pd = 100;
  83
                  initial begin
  84
                        clk <= 0;
  85
                        forever #(clk_pd /2) clk <= ~clk;</pre>
  86
                  end //of clock setup
 87
                  //tests an instance where it takes in an input of "8," where it runs through
//five_"recursions"
  88
  89
                  initial begin
  90
                       A <= 8'b00001010; clear <= 1; comp <= 0; hold <= 0; @(posedge clk); A <= 8'b00001010; clear <= 0; comp <= 0; hold <= 1; @(posedge clk); A <= 8'b00001010; clear <= 0; comp <= 1; hold <= 0; @(posedge clk);
  91
  92
  93
                        A \le 8'b00001010; clear \le 0; comp \le 0; hold \le 1; @(posedge clk);
  94
  95
                        A \le 8'b00001010; clear \le 0; comp \le 1; hold \le 0; @(posedge clk);
  96
                        A \le 8'b00001010; clear \le 0; comp \le 0; hold \le 1; @(posedge clk);
                       A <= 8 b00001010; Clear <= 0; Comp <= 0; hold <= 1; @(posedge Clk); A <= 8'b00001010; clear <= 0; comp <= 1; hold <= 0; @(posedge clk); A <= 8'b00001010; clear <= 0; comp <= 0; hold <= 1; @(posedge clk); A <= 8'b00001010; clear <= 0; comp <= 1; hold <= 0; @(posedge clk); A <= 8'b00001010; clear <= 0; comp <= 0; hold <= 1; @(posedge clk); A <= 8'b00001010; clear <= 0; comp <= 1; hold <= 0; @(posedge clk); A <= 8'b00001010; clear <= 0; comp <= 0; hold <= 1; @(posedge clk); A <= 8'b00001010; clear <= 0; comp <= 0; hold <= 1; @(posedge clk); A <= 8'b00001010; clear <= 0; comp <= 0; hold <= 1; @(posedge clk);
  97
  98
  99
100
101
102
103
104
105
                        $stop;
106
                  end
107
            endmodule //test end
```