```
// megafunction wizard: %ROM: 1-PORT%
      // GENERATION: STANDARD
 3
      // VERSION: WM1.0
 4
      // MODULE: altsyncram
 6
      // File Name: rom_B4.v
 8
          Megafunction Name(s):
 9
                      altsyncram
10
11
          Simulation Library Files(s):
      12
13
14
          15
          THIS IS A WIZARD-GENERATED FILE. DO NOT EDIT THIS FILE!
16
17
      // 17.0.0 Build 595 04/25/2017 SJ Lite Edition
      // *********************
18
19
20
21
      //Copyright (C) 2017 Intel Corporation. All rights reserved.
22
      //Your use of Intel Corporation's design tools, logic functions
23
      //and other software and tools, and its AMPP partner logic
      //functions, and any output files from any of the foregoing //(including device programming or simulation files), and any //associated documentation or information are expressly subject //to the terms and conditions of the Intel Program License
24
25
26
27
      //Subscription Agreement, the Intel Quartus Prime License Agreement, //the Intel MegaCore Function License Agreement, or other //applicable license agreement, including, without limitation, //that your use is for the sole purpose of programming logic //devices manufacturing by Intel and sold by Intel or itself.
29
30
31
32
33
      //authorized distributors. Please refer to the applicable
      //agreement for further details.
35
36
37
      // synopsys translate_off
38
       timescale 1 ps / 1 ps
      // synopsys translate_on
39
40
      module rom_B4 (
41
          address,
42
          clock,
43
          q);
44
45
          input [15:0] address;
46
          input
                     clock;
47
          output
                     [23:0]
48
       `ifndef ALTERA_RESERVED_QIS
      // synopsys translate_off
49
50
        endif
51
52
                     clock;
          tri1
        ifndef ALTERA_RESERVED_QIS
      // synopsys translate_on
54
55
        endif
56
          wire [23:0] sub_wire0;
wire [23:0] q = sub_wire0[23:0];
57
58
59
          altsyncram altsyncram_component (
60
                       .address_a (address),
61
                       .clock0 (clock)
62
                       .q_a (sub_wire0),
                      .q_a (SUD_WITEO),
.aclr0 (1'b0),
.aclr1 (1'b0),
.address_b (1'b1),
.addressstall_a (1'b0),
.addressstall_b (1'b0),
.byteena_a (1'b1),
.byteena_b (1'b1),
.clock1 (1'b1),
63
64
65
66
67
68
69
70
                      .clocken0 (1'b1),
.clocken1 (1'b1),
.clocken2 (1'b1),
```

```
.data_a ({24{1'b1}}),
.data_b (1'b1),
 75
  76
                           .eccstatus (),
                           .q_b (),
                           .rden_a (1'b1),
.rden_b (1'b1),
.wren_a (1'b0),
  79
 80
                           .wren_b (1'b0);
 83
             defparam
 84
                  altsyncram_component.address_aclr_a = "NONE"
                  altsyncram_component.clock_enable_input_a = "BYPASS"
 85
                  altsyncram_component.clock_enable_output_a = "BYPASS" altsyncram_component.init_file = "note_data_B4.mif",
 86
 87
                  altsyncram_component.intended_device_family = "Cyclone v" altsyncram_component.lpm_hint = "ENABLE_RUNTIME_MOD=NO", altsyncram_component.lpm_type = "altsyncram",
 88
 89
 90
 91
                  altsyncram_component.numwords_a = 65536,
                  altsyncram_component.operation_mode = "ROM"
 92
                  altsyncram_component.outdata_aclr_a = "NONE"
 93
                  altsyncram_component.outdata_reg_a = "CLOCKO"
 94
                  altsyncram_component.ram_block_type = "M10K",
 95
 96
                  altsyncram_component.widthad_a = 16,
 97
                  altsyncram_component.width_a = 24,
 98
                  altsyncram_component.width_byteena_a = 1;
 99
100
101
         endmodule
102
103
104
         // CNX file retrieval info
105
         /// Retrieval info: PRIVATE: ADDRESSSTALL_A NUMERIC "O"
106
107
         // Retrieval info: PRIVATE: AclrAddr NUMERIC "0"
         // Retrieval info: PRIVATE: AclrByte NUMERIC "O"
108
         // Retrieval info: PRIVATE: Aclroutput NUMERIC "O"
109
         // Retrieval info: PRIVATE: BYTE_ENABLE NUMERIC "O"
110
         // Retrieval info: PRIVATE: BYTE_SIZE NUMERIC "8"
111
         // Retrieval info: PRIVATE: BlankMemory NUMERIC "O"
112
         // Retrieval info: PRIVATE: CLOCK_ENABLE_INPUT_A NUMERIC "0"
// Retrieval info: PRIVATE: CLOCK_ENABLE_OUTPUT_A NUMERIC "0"
// Retrieval info: PRIVATE: Clken NUMERIC "0"
113
114
115
         /// Retrieval info: PRIVATE: IMPLEMENT_IN_LES NUMERIC "0"
116
         // Retrieval info: PRIVATE: INIT_FILE_LAYOUT STRING "PORT_A"
117
         // Retrieval info: PRIVATE: INIT_TO_SIM_X NUMERIC "O"
118
119
         // Retrieval info: PRIVATE: INTENDED_DEVICE_FAMILY STRING "Cyclone V"
         // Retrieval info: PRIVATE: JTAG_ENABLED NUMERIC "O"
120
121
         // Retrieval info: PRIVATE: JTAG_ID STRING "NONE"
         // Retrieval info: PRIVATE: MAXIMUM_DEPTH NUMERIC "O"
122
        // Retrieval info: PRIVATE: MAXIMOM_DEPTH NOMERIC U
// Retrieval info: PRIVATE: MIFFilename STRING "note_data_B4.mif"
// Retrieval info: PRIVATE: NUMWORDS_A NUMERIC "65536"
// Retrieval info: PRIVATE: RAM_BLOCK_TYPE NUMERIC "2"
// Retrieval info: PRIVATE: RegOutput NUMERIC "1"
// Retrieval info: PRIVATE: SYNTH_WRAPPER_GEN_POSTFIX STRING "0"
// Retrieval info: PRIVATE: SYNTH_WRAPPER_GEN_POSTFIX STRING "0"
123
124
125
126
127
128
         // Retrieval info: PRIVATE: SingleClock NUMERIC "1"
// Retrieval info: PRIVATE: USEDQRAM NUMERIC "0"
129
130
         // Retrieval info: PRIVATE: WidthAddr NUMERIC "16"
131
         // Retrieval info: PRIVATE: WidthData NUMERIC "24"
132
         // Retrieval info: PRIVATE: rden NUMERIC "0"
133
134
         // Retrieval info: LIBRARY: altera_mf altera_mf.altera_mf_components.all
        // Retrieval info: LIBRARY: altera_mr altera_mr.altera_mr_components.a
// Retrieval info: CONSTANT: ADDRESS_ACLR_A STRING "NONE"
// Retrieval info: CONSTANT: CLOCK_ENABLE_INPUT_A STRING "BYPASS"
// Retrieval info: CONSTANT: INIT_FILE STRING "note_data_B4.mif"
// Retrieval info: CONSTANT: INTENDED_DEVICE_FAMILY STRING "Cyclone V"
// Retrieval info: CONSTANT: LPM_HINT STRING "ENABLE_RUNTIME_MOD=NO"
// Retrieval info: CONSTANT: NUMMORDS A NUMBER ("65536"
135
136
137
138
139
140
141
         // Retrieval info: CONSTANT: NUMWORDS_A NUMERIC "65536"
142
         // Retrieval info: CONSTANT: OPERATION_MODE STRING "ROM"
143
         // Retrieval info: CONSTANT: OUTDATA_ACLR_A STRING "NONE"
144
         // Retrieval info: CONSTANT: OUTDATA_REG_A STRING "CLOCKO"
145
146
         // Retrieval info: CONSTANT: RAM_BLOCK_TYPE                                   STRING "M10K'
```

```
// Retrieval info: CONSTANT: WIDTHAD_A NUMERIC "16"
147
                     // Retrieval info: CONSTANT: WIDTHAD_A NUMERIC "16"
// Retrieval info: CONSTANT: WIDTH_A NUMERIC "24"
// Retrieval info: CONSTANT: WIDTH_BYTEENA_A NUMERIC "1"
// Retrieval info: USED_PORT: address 0 0 16 0 INPUT NODEFVAL "address[15..0]"
// Retrieval info: USED_PORT: clock 0 0 0 0 INPUT VCC "clock"
// Retrieval info: USED_PORT: q 0 0 24 0 OUTPUT NODEFVAL "q[23..0]"
// Retrieval info: CONNECT: @address_a 0 0 16 0 address 0 0 16 0
// Retrieval info: CONNECT: @clock0 0 0 0 clock 0 0 0 0
// Retrieval info: CONNECT: q 0 0 24 0 @q_a 0 0 24 0
// Retrieval info: GEN_FILE: TYPE_NORMAL rom_B4.v TRUE
// Retrieval info: GEN_FILE: TYPE_NORMAL rom_B4.inc FALSE
// Retrieval info: GEN_FILE: TYPE_NORMAL rom_B4.cmp FALSE
148
149
150
151
152
153
154
155
156
157
                      // Retrieval info: GEN_FILE: TYPE_NORMAL rom_B4.cmp FALSE
// Retrieval info: GEN_FILE: TYPE_NORMAL rom_B4.cmp FALSE
// Retrieval info: GEN_FILE: TYPE_NORMAL rom_B4_inst.v FALSE
// Retrieval info: GEN_FILE: TYPE_NORMAL rom_B4_bb.v TRUE
158
159
160
161
162
                       // Retrieval info: LIB_FILE: altera_mf
```