

```

1  // megafunction wizard: %ROM: 1-PORT%
2  // GENERATION: STANDARD
3  // VERSION: WM1.0
4  // MODULE: altsyncram
5
6  // =====
7  // File Name: rom_B4.v
8  // Megafunction Name(s):
9  //     altsyncram
10 //
11 // Simulation Library File(s):
12 //     altera_mf
13 // =====
14 // *****
15 // THIS IS A WIZARD-GENERATED FILE. DO NOT EDIT THIS FILE!
16 //
17 // 17.0.0 Build 595 04/25/2017 SJ Lite Edition
18 // *****
19
20
21 //Copyright (C) 2017 Intel Corporation. All rights reserved.
22 //Your use of Intel Corporation's design tools, logic functions
23 //and other software and tools, and its AMPP partner logic
24 //functions, and any output files from any of the foregoing
25 //(including device programming or simulation files), and any
26 //associated documentation or information are expressly subject
27 //to the terms and conditions of the Intel Program License
28 //Subscription Agreement, the Intel Quartus Prime License Agreement,
29 //the Intel MegaCore Function License Agreement, or other
30 //applicable license agreement, including, without limitation,
31 //that your use is for the sole purpose of programming logic
32 //devices manufactured by Intel and sold by Intel or its
33 //authorized distributors. Please refer to the applicable
34 //agreement for further details.
35
36
37 // synopsys translate_off
38 `timescale 1 ps / 1 ps
39 // synopsys translate_on
40 module rom_B4 (
41     address,
42     clock,
43     q);
44
45     input [15:0] address;
46     input clock;
47     output [23:0] q;
48 `ifndef ALTERA_RESERVED_QIS
49 // synopsys translate_off
50 `endif
51     tri1 clock;
52 `ifndef ALTERA_RESERVED_QIS
53 // synopsys translate_on
54 `endif
55
56     wire [23:0] sub_wire0;
57     wire [23:0] q = sub_wire0[23:0];
58
59     altsyncram altsyncram_component (
60         .address_a (address),
61         .clock0 (clock),
62         .q_a (sub_wire0),
63         .aclr0 (1'b0),
64         .aclr1 (1'b0),
65         .address_b (1'b1),
66         .addressstall_a (1'b0),
67         .addressstall_b (1'b0),
68         .byteena_a (1'b1),
69         .byteena_b (1'b1),
70         .clock1 (1'b1),
71         .clocken0 (1'b1),
72         .clocken1 (1'b1),
73         .clocken2 (1'b1),

```

```

74         .clocken3 (1'b1),
75         .data_a ({24{1'b1}}),
76         .data_b (1'b1),
77         .eccstatus (),
78         .q_b (),
79         .rden_a (1'b1),
80         .rden_b (1'b1),
81         .wren_a (1'b0),
82         .wren_b (1'b0));
83 defparam
84     altsyncram_component.address_aclr_a = "NONE",
85     altsyncram_component.clock_enable_input_a = "BYPASS",
86     altsyncram_component.clock_enable_output_a = "BYPASS",
87     altsyncram_component.init_file = "note_data_B4.mif",
88     altsyncram_component.intended_device_family = "Cyclone v",
89     altsyncram_component.lpm_hint = "ENABLE_RUNTIME_MOD=NO",
90     altsyncram_component.lpm_type = "altsyncram",
91     altsyncram_component.numwords_a = 65536,
92     altsyncram_component.operation_mode = "ROM",
93     altsyncram_component.outdata_aclr_a = "NONE",
94     altsyncram_component.outdata_reg_a = "CLOCK0",
95     altsyncram_component.ram_block_type = "M10K",
96     altsyncram_component.width_a = 16,
97     altsyncram_component.width_a = 24,
98     altsyncram_component.width_byteena_a = 1;
99
100
101 endmodule
102
103 // =====
104 // CNX file retrieval info
105 // =====
106 // Retrieval info: PRIVATE: ADDRESSSTALL_A NUMERIC "0"
107 // Retrieval info: PRIVATE: AclrAddr NUMERIC "0"
108 // Retrieval info: PRIVATE: AclrByte NUMERIC "0"
109 // Retrieval info: PRIVATE: AclrOutput NUMERIC "0"
110 // Retrieval info: PRIVATE: BYTE_ENABLE NUMERIC "0"
111 // Retrieval info: PRIVATE: BYTE_SIZE NUMERIC "8"
112 // Retrieval info: PRIVATE: BlankMemory NUMERIC "0"
113 // Retrieval info: PRIVATE: CLOCK_ENABLE_INPUT_A NUMERIC "0"
114 // Retrieval info: PRIVATE: CLOCK_ENABLE_OUTPUT_A NUMERIC "0"
115 // Retrieval info: PRIVATE: Clken NUMERIC "0"
116 // Retrieval info: PRIVATE: IMPLEMENT_IN_LES NUMERIC "0"
117 // Retrieval info: PRIVATE: INIT_FILE_LAYOUT STRING "PORT_A"
118 // Retrieval info: PRIVATE: INIT_TO_SIM_X NUMERIC "0"
119 // Retrieval info: PRIVATE: INTENDED_DEVICE_FAMILY STRING "Cyclone v"
120 // Retrieval info: PRIVATE: JTAG_ENABLED NUMERIC "0"
121 // Retrieval info: PRIVATE: JTAG_ID STRING "NONE"
122 // Retrieval info: PRIVATE: MAXIMUM_DEPTH NUMERIC "0"
123 // Retrieval info: PRIVATE: Miffilename STRING "note_data_B4.mif"
124 // Retrieval info: PRIVATE: NUMWORDS_A NUMERIC "65536"
125 // Retrieval info: PRIVATE: RAM_BLOCK_TYPE NUMERIC "2"
126 // Retrieval info: PRIVATE: RegAddr NUMERIC "1"
127 // Retrieval info: PRIVATE: RegOutput NUMERIC "1"
128 // Retrieval info: PRIVATE: SYNTH_WRAPPER_GEN_POSTFIX STRING "0"
129 // Retrieval info: PRIVATE: SingleClock NUMERIC "1"
130 // Retrieval info: PRIVATE: UsedQRAM NUMERIC "0"
131 // Retrieval info: PRIVATE: WidthAddr NUMERIC "16"
132 // Retrieval info: PRIVATE: WidthData NUMERIC "24"
133 // Retrieval info: PRIVATE: rden NUMERIC "0"
134 // Retrieval info: LIBRARY: altera_mf altera_mf.altera_mf_components.all
135 // Retrieval info: CONSTANT: ADDRESS_ACLR_A STRING "NONE"
136 // Retrieval info: CONSTANT: CLOCK_ENABLE_INPUT_A STRING "BYPASS"
137 // Retrieval info: CONSTANT: CLOCK_ENABLE_OUTPUT_A STRING "BYPASS"
138 // Retrieval info: CONSTANT: INIT_FILE STRING "note_data_B4.mif"
139 // Retrieval info: CONSTANT: INTENDED_DEVICE_FAMILY STRING "Cyclone v"
140 // Retrieval info: CONSTANT: LPM_HINT STRING "ENABLE_RUNTIME_MOD=NO"
141 // Retrieval info: CONSTANT: LPM_TYPE STRING "altsyncram"
142 // Retrieval info: CONSTANT: NUMWORDS_A NUMERIC "65536"
143 // Retrieval info: CONSTANT: OPERATION_MODE STRING "ROM"
144 // Retrieval info: CONSTANT: OUTDATA_ACLR_A STRING "NONE"
145 // Retrieval info: CONSTANT: OUTDATA_REG_A STRING "CLOCK0"
146 // Retrieval info: CONSTANT: RAM_BLOCK_TYPE STRING "M10K"

```

```
147 // Retrieval info: CONSTANT: WIDTHAD_A NUMERIC "16"
148 // Retrieval info: CONSTANT: WIDTH_A NUMERIC "24"
149 // Retrieval info: CONSTANT: WIDTH_BYTEENA_A NUMERIC "1"
150 // Retrieval info: USED_PORT: address 0 0 16 0 INPUT NODEFVAL "address[15..0]"
151 // Retrieval info: USED_PORT: cclock 0 0 0 0 INPUT VCC "cclock"
152 // Retrieval info: USED_PORT: q 0 0 24 0 OUTPUT NODEFVAL "q[23..0]"
153 // Retrieval info: CONNECT: @address_a 0 0 16 0 address 0 0 16 0
154 // Retrieval info: CONNECT: @cclock0 0 0 0 0 cclock 0 0 0 0
155 // Retrieval info: CONNECT: q 0 0 24 0 @q_a 0 0 24 0
156 // Retrieval info: GEN_FILE: TYPE_NORMAL rom_B4.v TRUE
157 // Retrieval info: GEN_FILE: TYPE_NORMAL rom_B4.inc FALSE
158 // Retrieval info: GEN_FILE: TYPE_NORMAL rom_B4.cmp FALSE
159 // Retrieval info: GEN_FILE: TYPE_NORMAL rom_B4.bsf FALSE
160 // Retrieval info: GEN_FILE: TYPE_NORMAL rom_B4_inst.v FALSE
161 // Retrieval info: GEN_FILE: TYPE_NORMAL rom_B4_bb.v TRUE
162 // Retrieval info: LIB_FILE: altera_mf
163
```