```
1
 2
3
         Ben Davis
         1/22/24
EE 371
4
5
6
7
8
9
         Lab 2, Task 3
         This module implements a 16 word x 8 bit 2 port RAM. It has a read
         and a write enable.
     */
11
12
     module RAM_16x8 (
13
                           input logic clk, wen,
                          input logic [7:0] data_in,
input logic [3:0] read_addr,
input logic [3:0] write_addr,
output logic [7:0] data_out
14
15
16
17
18
19
         //ram storage
20
         logic [7:0] memory_array [3:0];
21
22
23
         //allows for writing into the ram, and also
         //makes sure it reads at the correct address
24
25
         always_ff @(posedge clk) begin
             if(wen) begin
26
27
28
29
30
                memory_array[write_addr] <= data_in;</pre>
             data_out <= memory_array[read_addr];</pre>
         end
31
     endmodule
32
      //testbench
33
34
35
     module RAM_16x8_testbench();
         //reset logic variables
         logic clk, wen;
36
37
         logic [7:0] data_in;
logic [3:0] read_addr;
38
39
         logic [3:0] write_addr;
logic [7:0] data_out;
40
         //instatiate ram module
41
         RAM_16x8 dut (.clk, .wen, .data_in, .read_addr, .write_addr, .data_out);
42
43
         // clock setup
44
         parameter clock_period = 100;
45
46
         initial begin
47
            c1k \ll 0;
48
             forever #(clock_period /2) clk = ~clk;
49
         end // of clock setup
50
51
52
53
54
55
56
         //tests an instance of writing two pieces of data, reading
         //the first, then writing another in a third address, and
//then reading the second data address
         initial begin
57
            wen <= 1; data_in <= 8'b01110000; write_addr <= 4'b0;</pre>
58
                                                read_addr <= 4'b0; @(posedge clk);</pre>
59
            wen <= 1; data_in <= 8'b00000001; write_addr <= 4'b1;
60
                                                read_addr <= 4'b0; @(posedge clk);
61
            wen <= 0; data_in <= 8'b01110000; write_addr <= 4'b01111;
62
                                                read_addr <= 4'b0; @(posedge clk);</pre>
            63
64
65
            wen <= 1; data_in <= 8'b01110000; write_addr <= 4'b01111;</pre>
                                                read_addr <= 4'b1; @(posedge clk);</pre>
66
67
            wen <= 1; data_in <= 8'b01110000; write_addr <= 4'b01111;
                                                read_addr <= 4'b1; @(posedge clk);</pre>
68
69
70
             $stop;
         end
71
72
     endmodule
```