

```

1  /*
2  Ben Davis
3  2/13/24
4  EE 371
5  Lab 4, Task 1
6
7  This is a module that controls a datapath for finding
8  how many 1's are in a byte. It has an input clock and reset.
9  It also has a start user input and a done input from the
10 datapath module. It has an output s to start the counting
11 and an output shr to shift the data to the right.
12
13 */
14
15 module lab4task1_FSM (
16     input logic clk, //clock
17     input logic reset, //reset
18     input logic start, //start (from user)
19     input logic done, //the datapath is exhausted
20     output logic s, //start the counting
21     output logic shr); //shift the data
22
23     enum {s1, s2, s3} ps, ns; //states
24
25     //if reset, go to s1. otherwise move to the next state
26     always_ff @(posedge clk) begin
27         if(reset) begin
28             ps <= s1;
29         end else begin
30             ps <= ns;
31         end
32     end
33
34     always_comb begin
35         case(ps)
36
37             s1: begin //if start is pressed, move off this idle state
38                 if(start) ns <= s2;
39                 else ns <= s1;
40             end
41
42             s2: begin //if done is true, this working state no longer
43                 if(done) ns <= s3; //is needed
44                 else ns <= s2;
45             end
46
47             s3: begin //this state holds all values until reset
48                 if(start) ns <= s3;
49                 else ns <= s1;
50             end
51         endcase
52     end
53
54     assign s = (ps==s2); //start the counting
55     assign shr = ((ps==s2)&&(~done)); //shift to the right
56
57 endmodule
58 //testbench
59 module lab4task1_FSM_tb ();
60
61     //recall variables
62     logic clk, reset, start, done, s, shr;
63
64     //recall module
65     lab4task1_FSM dut (.clk, .reset, .start, .done, .s, .shr);
66
67     //clock setup
68     parameter clk_pd = 100;
69     initial begin
70         clk <= 0;
71         forever #(clk_pd /2) clk <= ~clk;
72     end //of clock setup
73

```

```
74 //tests an instance where start is pressed after one cycle
75 //and takes five cycles to complete
76 initial begin
77     reset <= 1'b1; start <= 1'b0; done <= 1'b0; @(posedge clk);
78     reset <= 1'b0; start <= 1'b1; done <= 1'b0; @(posedge clk);
79     reset <= 1'b0; start <= 1'b1; done <= 1'b0; @(posedge clk);
80     reset <= 1'b0; start <= 1'b1; done <= 1'b0; @(posedge clk);
81     reset <= 1'b0; start <= 1'b1; done <= 1'b0; @(posedge clk);
82     reset <= 1'b0; start <= 1'b1; done <= 1'b0; @(posedge clk);
83     reset <= 1'b0; start <= 1'b1; done <= 1'b1; @(posedge clk);
84     reset <= 1'b0; start <= 1'b1; done <= 1'b1; @(posedge clk);
85     $stop;
86 end
87 endmodule //testbench
```