```
1
23456789
         Ben Davis
         1/11/23
EE 371
         Lab 1
         This module counts up to 25 for the parking lot meter.
         It takes in three inputs, a reset, a plus one (inc), and
         a minus one (dec). It returns the number of cars in the lot
10
         as a 5 bit output (out).
11
12
     */
13
14
15
     module counter_25 (clk, rst, inc, dec, out);
16
17
         input logic clk, rst, inc, dec; //clock, reset, increment, decrement
output logic [4:0] out; //number of cars inside lot
18
         enum {s0, s1, s2, s3, s4, s5, s6, s7, s8 //states to count the # of cars
    , s9, s10, s11, s12, s13, s14, s15
    , s16, s17, s18, s19, s20, s21, s22
19
20
21
22
23
24
25
                 , s23, s24, s25} ps, ns;
         //always ff block to reset the state to zero
         //or to move to the next state if need be
26
27
28
29
30
31
32
33
34
35
36
37
         always_ff @(posedge clk) begin
             if(rst) begin
             ps <= s0;
end else begin
                ps \ll ns;
             end
         end
         //assigning each bit. each bit is one in specific states
         // example: first bit is only true in odd states
         assign out [0] = ((ps==s1) | (ps==s3) | (ps==s5) | (ps==s7) | (ps==s9) |
                               (ps==s11) | (ps==s13) | (ps==s15) | (ps==s17) | (ps==s19) |
38
39
                               (ps==s21) | (ps==s23) | (ps==s25));
40
         assign out[1] = ((ps=s2)|(ps=s3)|(ps=s6)|(ps=s7)|(ps=s10)|(ps=s11)|
41
                               (ps=s14)|(ps=s15)|(ps=s18)|(ps=s19)|(ps=s22)|(ps=s23));
42
43
         assign out[2] = ((ps=s4)|(ps=s5)|(ps=s6)|(ps=s7)|(ps=s12)|(ps=s13)|(ps=s14)|
44
                               (ps==s15)|(ps==s20)|(ps==s21)|(ps==s22)|(ps==s23));
45
46
47
         assign out[3] = ((ps==s8)|(ps==s9)|(ps==s10)|(ps==s11)|(ps==s12)|(ps==s13)|
                               (ps==s14)|(ps==s15)|(ps==s24)|(ps==s25));
48
49
         assign out[4] = ((ps=s16)|(ps=s17)|(ps=s18)|(ps=s19)|(ps=s20)|(ps=s21)|
50
51
52
53
54
55
56
57
59
                               (ps==s22) | (ps==s23) | (ps==s24) | (ps==s25));
         //the block to tell each state if it goes to the
         //next or previous state
always_comb begin
             case(ps)
                s0: if(inc) ns <= s1;
                       else ns <= s0;</pre>
60
                s1: if(inc) ns <= s2;
61
                        else if(dec) ns <= s0;</pre>
62
                        else ns \ll s1;
63
64
65
                s2: if(inc) ns <= s3;</pre>
                        else if(dec) ns <= s1;</pre>
66
                        else ns \ll s2;
67
68
                s3: if(inc) ns <= s4;
69
                       else if(dec) ns <= s2;</pre>
70
71
72
                       else ns <= s3;</pre>
                s4: if(inc) ns <= s5;
                        else if(dec) ns <= s3;</pre>
```

```
75
 76
                 s5: if(inc) ns <= s6;
                         else if(dec) ns <= s4;
 78
                        else ns \ll s5;
 79
 80
                 s6: if(inc) ns <= s7;
                        else if(dec) ns <= s5;</pre>
 81
 82
83
                        else ns <= s6;
 84
                 s7: if(inc) ns <= s8;
 85
                        else if(dec) ns <= s6;
 86
                        else ns \leftarrow s7;
 87
88
89
                 s8: if(inc) ns <= s9;
                        else if(dec) ns <= s7;</pre>
 90
                         else ns \ll s8;
 91
 92
                 s9: if(inc) ns <= s10;
 93
                        else if(dec) ns <= s8;</pre>
 94
                        else ns <= s9;
 95
 96
                 s10: if(inc) ns <= s11;
 97
                         else if(dec) ns <= s9;</pre>
 98
                        else ns <= s10;</pre>
 99
100
                 s11: if(inc) ns <= s12;</pre>
101
                         else if(dec) ns <= s10;
102
                         else ns \ll s11;
103
104
                 s12: if(inc) ns <= s13;
                        else if(dec) ns <= s11;</pre>
105
106
                        else ns <= s12;
107
108
                 s13: if(inc) ns <= s14;
109
                         else if(dec) ns <= s12;
110
                         else ns \leftarrow s13;
111
112
                 s14: if(inc) ns <= s15;</pre>
113
                        else if(dec) ns <= s13;</pre>
114
                         else ns \ll s14;
115
                 s15: if(inc) ns <= s16;
116
                        else if(dec) ns <= s14;
117
118
                        else ns \ll s15;
119
                 s16: if(inc) ns <= s17;</pre>
120
121
                        else if(dec) ns <= s15;</pre>
122
                        else ns \ll s16;
123
                 s17: if(inc) ns <= s18;</pre>
124
                        else if(dec) ns <= s16;</pre>
                        else ns <= s17;
                 s18: if(inc) ns <= s19;
128
                        else if(dec) ns <= s17;
129
130
                        else ns <= s18;
131
132
                 s19: if(inc) ns <= s20;
133
                        else if(dec) ns <= s18;
134
                        else ns \leftarrow s19;
135
                 s20: if(inc) ns <= s21;
     else if(dec) ns <= s19;</pre>
136
137
138
                        else ns <= s20;
139
140
                 s21: if(inc) ns <= s22;
                        else if(dec) ns <= s20;
141
142
                        else ns <= s21;
143
                 s22: if(inc) ns <= s23;
144
                        else if(dec) ns <= s21;</pre>
145
146
                        else ns <= s22;
```

else ns <= s4;</pre>

```
147
148
                     s23: if(inc) ns <= s24;
149
                             else if(dec) ns <= s22;</pre>
                             else ns \ll s23;
152
                     s24: if(inc) ns <= s25;
                             else if(dec) ns <= s23;
153
154
                             else ns <= s24;
155
156
                     s25: if(dec) ns <= s24;
157
                             else ns <= s25;
158
159
                endcase
160
            end
161
        endmodule
162
163
        module counter_25_testbench();
164
165
            logic clk, rst, inc, dec; //repeating logic variables
166
            logic [4:0] out;
167
168
            //test counter_25 module
169
            counter_25 dut (.clk, .rst, .inc, .dec, .out);
170
171
            // clock setup
            parameter clock_period = 100;
172
173
174
            initial begin
175
                clk <= 0;
                 forever #(clock_period /2) clk = ~clk;
176
            end // of clock setup
177
178
179
            //an instance where it counts up to five with a
180
             //space after the first increment, and then
181
             //decrements twice
182
             initial begin
183
                rst \leftarrow 0; inc \leftarrow 1; dec \leftarrow 0; @(posedge clk);
                rst \leftarrow 0; inc \leftarrow 0; dec \leftarrow 0; @(posedge clk);
184
                rst <= 0; inc <= 1; dec <= 0; @(posedge clk);
rst <= 0; inc <= 1; dec <= 0; @(posedge clk);
rst <= 0; inc <= 1; dec <= 0; @(posedge clk);
rst <= 0; inc <= 1; dec <= 0; @(posedge clk);
rst <= 0; inc <= 1; dec <= 0; @(posedge clk);
rst <= 0; inc <= 0; dec <= 1; @(posedge clk);
rst <= 0; inc <= 0; dec <= 0; @(posedge clk);
185
186
187
188
189
190
191
                $stop;
192
            end
193
        endmodule
```