Date: January 25, 2024 // megafunction wizard: %RAM: 2-PORT% // GENERATION: STANDARD 3 // VERSION: WM1.0 4 // MODULE: altsyncram 5 // File Name: ram32x4.v // Megafunction Name(s): // altsvncram 6 8 9 10 11 Simulation Library Files(s): 12 13 14 ************ 15 THIS IS A WIZARD-GENERATED FILE. DO NOT EDIT THIS FILE! 16 17 // 17.0.0 Build 595 04/25/2017 SJ Lite Edition // ********************* 18 19 20 21 //Copyright (C) 2017 Intel Corporation. All rights reserved. 22 //Your use of Intel Corporation's design tools, logic functions 23 //and other software and tools, and its AMPP partner logic //functions, and any output files from any of the foregoing //(including device programming or simulation files), and any //associated documentation or information are expressly subject //to the terms and conditions of the Intel Program License 24 25 26 27 //Subscription Agreement, the Intel Quartus Prime License Agreement, //the Intel MegaCore Function License Agreement, or other //applicable license agreement, including, without limitation, //that your use is for the sole purpose of programming logic //devices manufacturing by Intel and sold by Intel or itself. 29 30 31 32 33 //authorized distributors. Please refer to the applicable 34 //agreement for further details. 35 36 37 // synopsys translate_off 38 timescale 1 ps / 1 ps // synopsys translate_on 39 40 module ram32x4 (41 clock, 42 data, 43 rdaddress, 44 wraddress, 45 wren, 46 q); 47 48 input clock; 49 input [3:0] data; input [4:0] rdaddress; input [4:0] wraddress; 50 51 52 53 wren; input output [3:0] q;
ifndef ALTERA_RESERVED_QIS 55 // synopsys translate_off endif 56 57 tri1 clock; tri0 wren; 59 `ifndef ALTERA_RESERVED_QIS // synopsys translate_on 60 endif 61 62 wire [3:0] sub_wire0;
wire [3:0] q = sub_wire0[3:0]; 63 64 65 66 altsyncram altsyncram_component (.address_a (wraddress),
.address_b (rdaddress), 67 68 69 .clock0 (clock), .data_a (data), 70 71 .wren_a (wren) .q_b (sub_wire0), .aclr0 (1'b0),

```
.aclr1 (1'b0),
.addressstall_a (1'b0),
                            .audressstall_a (1'b0),
.addressstall_b (1'b0),
.byteena_a (1'b1),
.clock1 (1'b1),
.clocken0 (1'b1),
.clocken1 (1'b1),
.clocken2 (1'b1),
.clocken3 (1'b1),
  76
 80
                            .clocken3 (1'b1)
 83
                            .data_b (\{4\{1'b1\}\}),
 84
 85
                            .eccstatus (),
 86
                            .q_a (),
                            .rden_a (1'b1),
.rden_b (1'b1),
 87
 88
                            .wren_b (1'b0);
 89
 90
              defparam
 91
                   a]tsyncram_component.address_aclr_b = "NONE"
                   altsyncram_component address_reg_\overline{b} = "CLOCKO"
 92
                  altsyncram_component.clock_enable_input_a = "BYPASS"
 93
                  altsyncram_component.clock_enable_input_b = "BYPASS",
                  altsyncram_component.clock_enable_output_b = "BYPASS",
altsyncram_component.init_file = "ram32x4.mif",
 95
 96
                  altsyncram_component.intended_device_family = "Cyclone V",
 97
                   altsyncram_component.lpm_type = "altsyncram",
 98
 99
                   altsyncram_component.numwords_a = 32,
100
                   altsyncram_component.numwords_b = 32,
                  altsyncram_component.operation_mode = "DUAL_PORT",
101
                  altsyncram_component.outdata_aclr_b = "NONE", altsyncram_component.outdata_reg_b = "CLOCKO"
102
103
                  altsyncram_component.power_up_uninitialized = "FALSE",
altsyncram_component.ram_block_type = "M10K",
104
105
                  altsyncram_component.read_during_write_mode_mixed_ports = "DONT_CARE",
106
107
                   altsyncram_component.widthad_a = 5,
                   altsyncram_component.widthad_b = 5,
108
109
                   altsyncram_component.width_a = 4,
110
                   altsyncram_component.width_b = 4,
111
                  altsyncram_component.width_byteena_a = 1;
112
113
         endmodule
114
115
116
117
         // CNX file retrieval info
118
         // Retrieval info: PRIVATE: ADDRESSSTALL_A NUMERIC "O"
119
         // Retrieval info: PRIVATE: ADDRESSSTALL_B NUMERIC "0"
120
         // Retrieval info: PRIVATE: BYTEENA_ACLR_A NUMERIC "O"
121
         /// Retrieval info: PRIVATE: BYTEENA_ACLR_B NUMERIC "0
// Retrieval info: PRIVATE: BYTE_ENABLE_A NUMERIC "0"
122
123
         // Retrieval info: PRIVATE: BYTE_ENABLE_A NUMERIC "O"
// Retrieval info: PRIVATE: BYTE_SIZE NUMERIC "O"
// Retrieval info: PRIVATE: BlankMemory NUMERIC "O"
// Retrieval info: PRIVATE: CLOCK_ENABLE_INPUT_A NUMERIC "O"
// Retrieval info: PRIVATE: CLOCK_ENABLE_OUTPUT_A NUMERIC "O"
// Retrieval info: PRIVATE: CLOCK_ENABLE_OUTPUT_B NUMERIC "O"
// Retrieval info: PRIVATE: CLOCK_ENABLE_OUTPUT_B NUMERIC "O"
124
125
126
127
128
129
130
         // Retrieval info: PRIVATE: CLRdata NUMERIC "O"
// Retrieval info: PRIVATE: CLRq NUMERIC "O"
131
132
         // Retrieval info: PRIVATE: CLRrdaddress NUMERIC "0"
133
134
         // Retrieval info: PRIVATE: CLRrren NUMERIC "0'
         // Retrieval info: PRIVATE: CLRwraddress NUMERIC "O"
// Retrieval info: PRIVATE: CLRwren NUMERIC "O"
135
136
         // Retrieval info: PRIVATE: Clock NUMERIC "0"
// Retrieval info: PRIVATE: Clock_A NUMERIC "0"
// Retrieval info: PRIVATE: Clock_B NUMERIC "0"
// Retrieval info: PRIVATE: TNDATA ACID B NUMERIC "0"
137
138
139
140
         /// Retrieval info: PRIVATE: INDATA_ACLR_B NUMERIC "0"
// Retrieval info: PRIVATE: INDATA_REG_B NUMERIC "0"
141
142
         // Retrieval info: PRIVATE: INIT_FILE_LAYOUT STRING "PORT_B"
143
         // Retrieval info: PRIVATE: INIT_TO_SIM_X NUMERIC "0"
144
         /// Retrieval info: PRIVATE: INTENDED_DEVICE_FAMILY STRING "Cyclone V"
// Retrieval info: PRIVATE: JTAG_ENABLED NUMERIC "0"
145
146
```

Date: January 25, 2024

```
// Retrieval info: PRIVATE: JTAG_ID STRING "NONE"
147
148
                    // Retrieval info: PRIVATE: MAXIMUM_DEPTH NUMERIC "O"
                    // Retrieval info: PRIVATE: MEMSIZE NUMERIC "128
149
                    // Retrieval info: PRIVATE: MEMSIZE NUMERIC 126
// Retrieval info: PRIVATE: MEM_IN_BITS NUMERIC "0"
// Retrieval info: PRIVATE: MIFFILENAME STRING "ram32x4.mif"
// Retrieval info: PRIVATE: OPERATION_MODE NUMERIC "2"
// Retrieval info: PRIVATE: OUTDATA_REG_B NUMERIC "1"
// Retrieval info: PRIVATE: RAM_BLOCK_TYPE NUMERIC "2"
// Retrieval info: PRIVATE: RAM_BLOCK_TYPE NUMERIC "2"
150
151
152
153
154
155
                    // Retrieval info: PRIVATE: READ_DURING_WRITE_MODE_MIXED_PORTS NUMERIC "2"
// Retrieval info: PRIVATE: READ_DURING_WRITE_MODE_PORT_A NUMERIC "3"
156
157
                    // Retrieval info: PRIVATE: READ_DURING_WRITE_MODE_PORT_B NUMERIC "3"
// Retrieval info: PRIVATE: REGdata NUMERIC "1"
158
159
                    // Retrieval info: PRIVATE: REGRATA NUMERIC "1"

// Retrieval info: PRIVATE: REGRANDERIC "1"

// Retrieval info: PRIVATE: REGRADERIC "1"

// Retrieval info: PRIVATE: REGWADERIC "1"

// Retrieval info: PRIVATE: REGWADERIC "1"

// Retrieval info: PRIVATE: SYNTH WRADER CENTROCETER

// Retrieval info: PRIVATE: SYNTH WRADER CENTROLETER

// Retrieval info: PRIVATE: PRIVATE: SYNTH WRADER CENTROLETER

// Retrieval info: PRIVATE: P
160
161
162
163
164
                    // Retrieval info: PRIVATE: SYNTH_WRAPPER_GEN_POSTFIX STRING "0"
// Retrieval info: PRIVATE: USE_DIFF_CLKEN NUMERIC "0"
// Retrieval info: PRIVATE: USEDPRAM NUMERIC "1"
165
166
167
                    // Retrieval info: PRIVATE: VarWidth NUMERIC "0"
// Retrieval info: PRIVATE: WIDTH_READ_A NUMERIC "4"
168
169
                    // Retrieval info: PRIVATE: WIDTH_READ_B NUMERIC "4"
                   // Retrieval info: PRIVATE: WIDTH_KEAD_B NUMERIC "4"
// Retrieval info: PRIVATE: WIDTH_WRITE_A NUMERIC "4"
// Retrieval info: PRIVATE: WIDTH_WRITE_B NUMERIC "4"
170
171
172
                   // Retrieval info: PRIVATE: WIDTH_WRITE_B NUMERIC 4
// Retrieval info: PRIVATE: WRADDR_ACLR_B NUMERIC "0"
// Retrieval info: PRIVATE: WRADDR_REG_B NUMERIC "0"
// Retrieval info: PRIVATE: WRCTRL_ACLR_B NUMERIC "0"
// Retrieval info: PRIVATE: enable NUMERIC "0"
// Retrieval info: PRIVATE: rden NUMERIC "0"
// Retrieval info: LIBRARY: altera_mf altera_mf_components.all
// Retrieval info: CONSTANT: ADDRESS_ACLR_B STRING "NONE"
// Retrieval info: CONSTANT: ADDRESS_REG_R STRING "CLOCKO"
173
174
175
176
177
178
179
                    // Retrieval info: CONSTANT: ADDRESS_REG_B STRING "CLOCKO"
180
                    // Retrieval info: CONSTANT: CLOCK_ENABLE_INPUT_A STRING "BYPASS"
// Retrieval info: CONSTANT: CLOCK_ENABLE_INPUT_B STRING "BYPASS"
// Retrieval info: CONSTANT: CLOCK_ENABLE_OUTPUT_B STRING "BYPASS"
181
182
183
                    // Retrieval info: CONSTANT: INIT_FILE STRING "ram32x4.mif"
184
                    // Retrieval info: CONSTANT: INTENDED_DEVICE_FAMILY STRING "Cyclone V"
// Retrieval info: CONSTANT: LPM_TYPE STRING "altsyncram"
// Retrieval info: CONSTANT: NUMWORDS_A NUMERIC "32"
// Retrieval info: CONSTANT: NUMWORDS_B NUMERIC "32"
185
186
187
188
                    // Retrieval info: CONSTANT: NOMWORDS_B NOMERIC S2
// Retrieval info: CONSTANT: OPERATION_MODE STRING "DUAL_PORT"
// Retrieval info: CONSTANT: OUTDATA_ACLR_B STRING "NONE"
// Retrieval info: CONSTANT: OUTDATA_REG_B STRING "CLOCKO"
189
190
191
                    // Retrieval info: CONSTANT: POWER_UP_UNINITIALIZED STRING "FALSE"
// Retrieval info: CONSTANT: RAM_BLOCK_TYPE STRING "M10K"
192
193
                    // Retrieval info: CONSTANT: READ_DURING_WRITE_MODE_MIXED_PORTS STRING "DONT_CARE"
// Retrieval info: CONSTANT: WIDTHAD_A NUMERIC "5"
// Retrieval info: CONSTANT: WIDTHAD_B NUMERIC "5"
194
195
196
                   // Retrieval info: CONSTANT: WIDTHAD_B NUMERIC "5"

// Retrieval info: CONSTANT: WIDTH_A NUMERIC "4"

// Retrieval info: CONSTANT: WIDTH_B NUMERIC "4"

// Retrieval info: CONSTANT: WIDTH_BYTEENA_A NUMERIC "1"

// Retrieval info: USED_PORT: clock 0 0 0 0 INPUT VCC "clock"

// Retrieval info: USED_PORT: data 0 0 4 0 INPUT NODEFVAL "data[3..0]"

// Retrieval info: USED_PORT: q 0 0 4 0 OUTPUT NODEFVAL "q[3..0]"

// Retrieval info: USED_PORT: rdaddress 0 0 5 0 INPUT NODEFVAL "rdaddress[4..0]"

// Retrieval info: USED_PORT: wraddress 0 0 5 0 INPUT NODEFVAL "wraddress[4..0]"

// Retrieval info: USED_PORT: wren 0 0 0 0 INPUT GND "wren"

// Retrieval info: CONNECT: @address a 0 0 5 0 wraddress 0 0 5 0
197
198
199
200
201
202
203
204
205
                    // Retrieval info: CONNECT: @address_a 0 0 5 0 wraddress 0 0 5 0
206
                    // Retrieval info: CONNECT: @address_b 0 0 5 0 rdaddress 0 0 5 0
207
                   // Retrieval info: CONNECT: @address_b 0 0 5 0 rdaddress 0
// Retrieval info: CONNECT: @clock0 0 0 0 clock 0 0 0 0
// Retrieval info: CONNECT: @data_a 0 0 4 0 data 0 0 4 0
// Retrieval info: CONNECT: @wren_a 0 0 0 0 wren 0 0 0 0
// Retrieval info: CONNECT: q 0 0 4 0 @q_b 0 0 4 0
// Retrieval info: GEN_FILE: TYPE_NORMAL ram32x4.v TRUE
// Retrieval info: GEN_FILE: TYPE_NORMAL ram32x4.cmp FALSE
// Retrieval info: GEN_FILE: TYPE_NORMAL ram32x4.bsf FALSE
208
209
210
211
212
213
214
215
                    // Retrieval info: GEN_FILE: TYPE_NORMAL ram32x4.bsf FALSE
216
                    // Retrieval info: GEN_FILE: TYPE_NORMAL ram32x4_inst.v FALSE
                    // Retrieval info: GEN_FILE: TYPE_NORMAL ram32x4_bb.v TRUE
217
                    // Retrieval info: LIB_FILE: altera_mf
218
219
```

Project: lab2-task2