```
2
          Ben Davis
          2/13/24
EE 371
 4
 5
6
7
8
9
          Lab 4, Task 1
          This is a module that implements the fsm and asm modules
          to count how many 1's are in a byte. The byte is input
          through SW[7:0]. The start signal is wired to SW[9], the
10
          reset signal is wired to KEY[0]. When the counting is done
11
          LEDR[9] lights up, and HEXO displays the number of ones.
12
13
      */
14
15
      module lab4task1_fpga (
                          input logic CLOCK_50, //clock pin
input logic [3:0] KEY, //key0 for reset
input logic [9:0] SW, //sw9 start, sw7-0 input data
output logic [9:0] LEDR, //ledr9 is done signal
output logic [6:0] HEXO); //displays number of ones
16
17
18
19
20
21
22
23
           //intermediate logic variables for asm and fsm
          logic done; //counting is done
logic shr; //shift to the right
logic st; //start counting
24
25
26
27
28
29
30
          logic [3:0] result; //the final result
          lab4task1\_FSM fsm (.clk(CLOCK\_50), .reset(~KEY[0]), .start(SW[9]),
                                                   .done(done), .s(st), .shr(shr));
31
          lab4task1\_ASM asm (.clk(CLOCK\_50), .in(SW[7:0]), .start(st),
32
                                           .shr(shr), .zero(done), .result(result));
33
34
35
          //when done, turn on ledr9
          assign LEDR[9] = done;
36
37
          //hexzero is the input for HEXO, uses the input of result
38
           //to find the correct 7 bit output
39
          logic [6:0] hexzero;
40
          hexadecimal hx0 (.in(result), .out(hx0));
41
42
          assign HEX0 = hexzero;
43
      endmodule
44
      //testbench
45
      module lab4task1_fpga_tb ();
46
47
           //recall variables
48
           logic CLOCK_50;
49
          logic [3:0] KEY;
          logic [9:0] SW;
logic [9:0] LEDR;
logic [6:0] HEXO;
50
51
52
53
54
55
56
57
           //reinstantiate module
          lab4task1_fpga dut (.CLOCK_50, .KEY, .SW, .LEDR, .HEX0);
          //clock setup
58
          parameter clk_pd = 100;
59
          initial begin
60
              CLOCK_50 \ll 0;
61
              forever #(clk_pd /2) CLOCK_50 <= ~CLOCK_50;</pre>
62
          end //of setup for clock
63
64
          //tests an instance where reset is hit initially, and the
          //input is 01101100. start (SW[9]) is hit after one cycle initial begin
65
66
              KEY[0] <= 0; SW <= 10'b0001101100; @(posedge CLOCK_50);
KEY[0] <= 1; SW <= 10'b1001101100; @(posedge CLOCK_50);
KEY[0] <= 1; SW <= 10'b1001101100; @(posedge CLOCK_50);</pre>
67
68
69
              KEY[0] \leftarrow 1; SW \leftarrow 10'b1001101100; @(posedge\ CLOCK_50);
70
              KEY[0] \leftarrow 1; SW \leftarrow 10'b1001101100; @(posedge CLOCK_50);
71
              KEY[0] \leftarrow 1; SW \leftarrow 10'b1001101100; @(posedge CLOCK_50);
              KEY[0] \le 1; SW \le 10'b1001101100; @(posedge CLOCK_50);
```

```
74
    KEY[0] <= 1; SW <= 10'b1001101100; @(posedge CLOCK_50);
75
    KEY[0] <= 1; SW <= 10'b1001101100; @(posedge CLOCK_50);
76
    KEY[0] <= 1; SW <= 10'b1001101100; @(posedge CLOCK_50);
77
    KEY[0] <= 1; SW <= 10'b1001101100; @(posedge CLOCK_50);
78
    $stop;
79
    end
80
    endmodule //testbench
```