

```

1  /*
2  Ben Davis
3  2/23/24
4  EE 371
5  Lab 5 Task 1 and 2
6
7  This module implements the audio_codec interface to the
8  Labsland FPGA board. I did not create this document, I
9  only edited parts of it and it is highlighted in the
10 comments under the text "Task 2" and "Task 1."
11 */
12
13 module part1 (CLOCK_50, CLOCK2_50, KEY, SW, FPGA_I2C_SCLK, FPGA_I2C_SDAT, AUD_XCK,
14 AUD_DACLRCK, AUD_ADCLRCK, AUD_BCLK, AUD_ADCDAT, AUD_DACDAT);
15
16 input CLOCK_50, CLOCK2_50;
17 input [0:0] KEY;
18 input [9:9] SW;
19 // I2C Audio/Video config interface
20 output FPGA_I2C_SCLK;
21 inout FPGA_I2C_SDAT;
22 // Audio CODEC
23 output AUD_XCK;
24 input AUD_DACLRCK, AUD_ADCLRCK, AUD_BCLK;
25 input AUD_ADCDAT;
26 output AUD_DACDAT;
27
28 // Local wires.
29 wire read_ready, write_ready, read, write;
30 wire [23:0] readdata_left, readdata_right;
31 wire [23:0] writedata_left, writedata_right;
32 wire reset = ~KEY[0];
33
34 ///////////////////////////////////////////////////
35 // Your code goes here
36 ///////////////////////////////////////////////////
37
38 // START OF TASK 2
39
40 wire [23:0] q; //intermediate value for the rom content
41 reg [15:0] addr; //interm value for the rom address
42
43 //rom instantiation
44 rom_B4 rn (.address(addr), .clock(CLOCK_50), .q(q));
45
46 //if the sw9 is on, then increment rom address
47 //only updates when the read_ready signal is true
48 always @(posedge read_ready) begin
49     if(SW[9]) begin
50         addr <= addr + 1;
51     end else begin
52         addr <= 16'b0;
53     end
54 end
55
56 //
57 //if sw9 is on, writedata is from the rom
58 //otherwise it is from the readdata of the mp3
59 assign writedata_left = (SW[9]) ? q : readdata_left;
60 assign writedata_right = (SW[9]) ? q : readdata_right;
61 assign read = read_ready;
62 assign write = write_ready;
63 // END OF TASK 2
64
65
66 // TASK 1
67 assign writedata_left = readdata_left;
68 assign writedata_right = readdata_right;
69 assign read = read_ready;
70 assign write = write_ready;
71 */
72
73

```

```
74 ///////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////
75 // Audio CODEC interface.
76 //
77 // The interface consists of the following wires:
78 // read_ready, write_ready - CODEC ready for read/write operation
79 // readdata_left, readdata_right - left and right channel data from the CODEC
80 // read - send data from the CODEC (both channels)
81 // writedata_left, writedata_right - left and right channel data to the CODEC
82 // write - send data to the CODEC (both channels)
83 // AUD_* - should connect to top-level entity I/O of the same name.
84 //       These signals go directly to the Audio CODEC
85 // I2C_* - should connect to top-level entity I/O of the same name.
86 //       These signals go directly to the Audio/Video Config module
87 ///////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////
88     clock_generator my_clock_gen(
89         // inputs
90         CLOCK2_50,
91         reset,
92
93         // outputs
94         AUD_XCK
95     );
96
97     audio_and_video_config cfg(
98         // Inputs
99         CLOCK_50,
100         reset,
101
102         // Bidirectionals
103         FPGA_I2C_SDAT,
104         FPGA_I2C_SCLK
105     );
106
107     audio_codec codec(
108         // Inputs
109         CLOCK_50,
110         reset,
111
112         read, write,
113         writedata_left, writedata_right,
114
115         AUD_ADCDAT,
116
117         // Bidirectionals
118         AUD_BCLK,
119         AUD_ADCLRCK,
120         AUD_DACLCK,
121
122         // Outputs
123         read_ready, write_ready,
124         readdata_left, readdata_right,
125         AUD_DACDAT
126     );
127
128 endmodule
129
130
131
```