

```

1  /*
2  Ben Davis
3  2/1/24
4  EE 371
5  Lab 3, Task 2
6
7  This module implements the line drawer, lab3_task1_inputter,
8  and vga_framebuffer modules onto an FPGA board. The used
9  input of this module is switch 0.
10
11 */
12
13 module DE1_SoC (HEX0, HEX1, HEX2, HEX3, HEX4, HEX5, KEY, LEDR, SW, CLOCK_50,
14   VGA_R, VGA_G, VGA_B, VGA_BLANK_N, VGA_CLK, VGA_HS, VGA_SYNC_N, VGA_VS);
15
16   //fpga inputs and outputs
17   output logic [6:0] HEX0, HEX1, HEX2, HEX3, HEX4, HEX5;
18   output logic [9:0] LEDR;
19   input logic [3:0] KEY;
20   input logic [9:0] SW;
21   //clock signal
22   input CLOCK_50;
23   //vga screen outputs
24   output [7:0] VGA_R;
25   output [7:0] VGA_G;
26   output [7:0] VGA_B;
27   output VGA_BLANK_N;
28   output VGA_CLK;
29   output VGA_HS;
30   output VGA_SYNC_N;
31   output VGA_VS;
32
33   //hex displays are off
34   assign HEX0 = '1;
35   assign HEX1 = '1;
36   assign HEX2 = '1;
37   assign HEX3 = '1;
38   assign HEX4 = '1;
39   assign HEX5 = '1;
40   //switches light up if
41   //corresponding switch is on
42   assign LEDR = SW;
43
44   //intermediate variables for
45   //line_drawer and vga_framebuffer
46   logic [9:0] x, a0, a1;
47   logic [8:0] y, b0, b1;
48   logic frame_start;
49   logic pixel_color;
50
51   logic ln_rst; //for resetting line_drawer independent of SW[0]
52
53   //clock divider for slower animation
54   logic [31:0] clk;
55   clock_divider cdiv (.clock(CLOCK_50), .divided_clocks(clk));
56
57   //animator module to update line
58   animator t2 (.clk(clk[23]), .reset(~SW[0]), .x0(200), .x1(200), .w0(50), .w1(350),
59     .a0(a0), .a1(a1));
60
61
62   //////////// DOUBLE_FRAME_BUFFER ////////////
63   logic dfb_en;
64   assign dfb_en = 1'b0;
65   //////////////////////////////////////////
66
67   VGA_framebuffer fb(.clk(CLOCK_50), .rst(~SW[0]), .x(x), .y(y),
68     .pixel_color(1'b1), .pixel_write(SW[0]), .dfb_en, .frame_start,
69     .VGA_R, .VGA_G, .VGA_B, .VGA_CLK, .VGA_HS, .VGA_VS,
70     .VGA_BLANK_N, .VGA_SYNC_N);
71
72   // draw lines between (x0, y0) and (x1, y1)
73   line_drawer lines (.clk(CLOCK_50), .reset((~SW[0]) || (ln_rst)), .x0(a0), .y0(80),

```

```
74         .x1(a1), .y1(80), .x(x), .y(y), .internal_rst(!n_rst));
75
76
77
78     endmodule
79
80     module DE1_SoC_testbench();
81
82         //reset variables for testbench
83         logic [6:0] HEX0, HEX1, HEX2, HEX3, HEX4, HEX5;
84         logic [9:0] LEDR;
85         logic [3:0] KEY;
86         logic [9:0] SW;
87         logic CLOCK_50;
88         logic [7:0] VGA_R;
89         logic [7:0] VGA_G;
90         logic [7:0] VGA_B;
91         logic VGA_BLANK_N;
92         logic VGA_CLK;
93         logic VGA_HS;
94         logic VGA_SYNC_N;
95         logic VGA_VS;
96
97         //clock setup
98         parameter clk_pd = 100;
99         initial begin
100             CLOCK_50 <= 0;
101             forever #(clk_pd /2) CLOCK_50 <= ~CLOCK_50;
102         end //of clock setup
103
104         //reinstantiate module
105         DE1_SoC dut (.HEX0, .HEX1, .HEX2, .HEX3, .HEX4, .HEX5, .KEY, .LEDR, .SW, .CLOCK_50,
106             .VGA_R, .VGA_G, .VGA_B, .VGA_BLANK_N, .VGA_CLK, .VGA_HS, .VGA_SYNC_N, .VGA_VS);
107
108         //SW[4:1] are not used in this version anymore,
109         //however SW[0] still is used as a "start" button,
110         //tests to see if the system starts correctly.
111         initial begin
112             SW[4:0] <= 0000; @(posedge CLOCK_50 /16777216);
113             SW[4:0] <= 0001; @(posedge CLOCK_50 /16777216);
114             SW[4:0] <= 0100; @(posedge CLOCK_50 /16777216);
115             SW[4:0] <= 1000; @(posedge CLOCK_50 /16777216);
116             SW[4:0] <= 1100; @(posedge CLOCK_50 /16777216);
117             $stop;
118         end
119     endmodule //testbench end
```