

```

1  /*
2  Ben Davis
3  2/13/24
4  EE 371
5  Lab 4, Task 1
6
7  This module takes in an 8 bit input and outputs the number of
8  ones in the input data once it is done. It has a start enable
9  input, a shift right input, and an output zero when it is finished.
10
11 */
12
13 module lab4task1_ASM (
14     input logic clk, //clock
15     input logic [7:0] in, //data input
16     input logic start, //start enable
17     input logic shr, //shift enable
18     output logic zero, //the data has all 0's
19     output logic [3:0] result //number of 1's in the data
20 );
21
22
23 logic [7:0] A; //intermediate data for the input
24
25 always_ff @(posedge clk) begin
26     /* continuously reset the result to zero
27     and A to the input if the start enable is off*/
28     if(~start) begin
29         result <= 4'b0;
30         A <= in;
31         /*once started, checks if the lsb in A is equal
32         to 1 and adds one to the counter if true. Then,
33         regardless, it shifts right*/
34     end else if(start) begin
35         if((A[0])==(1'b1)) begin
36             result <= result + 1'b1;
37         end
38         zero <= ((A[7:0])==(8'b00000000));
39         A <= A >> 1;
40     end
41 end
42 endmodule
43 //testbench
44 module lab4task1_ASM_tb ();
45
46     //recall variables
47     logic clk, start, shr, zero;
48     logic [7:0] in;
49     logic [3:0] result;
50
51     //recall module
52     lab4task1_ASM dut (.clk, .in, .start, .shr, .zero, .result);
53
54     //clock setup
55     parameter clk_pd = 100;
56     initial begin
57         clk <= 0;
58         forever #(clk_pd /2) clk <= ~clk;
59     end //of clock setup
60
61     //tests instance where the input has four 1's
62     //and checks thoroughly through its contents
63     initial begin
64         in <= 8'b00011110; start <= 0; shr <= 0; @(posedge clk);
65         in <= 8'b00011110; start <= 1; shr <= 1; @(posedge clk);
66         in <= 8'b00011110; start <= 1; shr <= 1; @(posedge clk);
67         in <= 8'b00011110; start <= 1; shr <= 1; @(posedge clk);
68         in <= 8'b00011110; start <= 1; shr <= 1; @(posedge clk);
69         in <= 8'b00011110; start <= 1; shr <= 1; @(posedge clk);
70         in <= 8'b00011110; start <= 1; shr <= 1; @(posedge clk);
71         in <= 8'b00011110; start <= 1; shr <= 1; @(posedge clk);
72         in <= 8'b00011110; start <= 1; shr <= 1; @(posedge clk);
73         in <= 8'b00011110; start <= 1; shr <= 0; @(posedge clk);

```

```
74         $stop;
75     end //test
76 endmodule //testbench*/
```