```
1
 2
3
         Ben Davis
         2/13/24
EE 371
4
5
6
7
8
9
         Lab 4, Task 1
         This is a module that controls a datapath for finding
         how many 1's are in a byte. It has an input clock and reset.
         It also has a start user input and a done input from the
10
         datapath module. It has an output s to start the counting
11
         and an output shr to shift the data to the right.
12
13
      */
14
15
     module lab4task1_FSM (
                        input logic clk, //clock
input logic reset, //reset
input logic start, //start (from user)
input logic done, //the datapath is exhausted
output logic s, //start the country
16
17
18
19
20
21
22
23
24
25
                        output logic shr); //shift the data
         enum {s1, s2, s3} ps, ns; //states
         //if reset, go to s1. otherwise move to the next state
26
27
28
29
30
31
         always_ff @(posedge clk) begin
             if(reset) begin
                ps <= s1;
             end else begin
                 ps \ll ns;
             end
32
33
34
35
36
37
         end
         always_comb begin
             case(ps)
                 s1: begin //if start is pressed, move off this idle state
38
39
40
                        if(start) ns <= s2;
                        else ns <= s1;</pre>
                     end
41
42
                 s2: begin //if done is true, this working state no longer
43
                        if(done)ns <= s3; //is needed</pre>
44
                        else ns \ll s2;
45
                     end
46
47
                 s3: begin //this state holds all values until reset
48
49
                        if(start) ns <= s3;
                        else ns \ll s1;
50
51
52
53
54
55
                     end
             endcase
         end
         assign s = (ps==s2); //start the counting
         assign shr = ((ps==s2)&&(~done)); //shift to the right
56
57
      endmodule
58
      //testbench
59
      module lab4task1_FSM_tb ();
60
61
          //recall variables
62
         logic clk, reset, start, done, s, shr;
63
64
          //recall module
65
          lab4task1_FSM dut (.clk, .reset, .start, .done, .s, .shr);
66
67
         //clock setup
68
         parameter clk_pd = 100;
69
         initial begin
70
             c1k \ll 0;
71
             forever #(clk_pd /2) clk <= ~clk;</pre>
         end //of clock setup
73
```

```
//tests an instance where start is pressed after one cycle
75
76
77
                     //and takes five cycles to complete
                    initial begin
                           reset <= 1'b1; start <= 1'b0; done <= 1'b0; @(posedge clk); reset <= 1'b0; start <= 1'b1; done <= 1'b0; @(posedge clk); reset <= 1'b0; start <= 1'b1; done <= 1'b0; @(posedge clk); reset <= 1'b0; start <= 1'b1; done <= 1'b0; @(posedge clk); reset <= 1'b0; start <= 1'b1; done <= 1'b0; @(posedge clk); reset <= 1'b0; start <= 1'b1; done <= 1'b0; @(posedge clk); reset <= 1'b0; start <= 1'b1; done <= 1'b1; @(posedge clk);
78
79
80
81
82
                            reset <= 1'b0; start <= 1'b1; done <= 1'b1; @(posedge clk); reset <= 1'b0; start <= 1'b1; done <= 1'b1; @(posedge clk);
83
84
85
86
                    end
87
            endmodule //testbench
```