```
2
3
        Ben Davis
        2/1/24
EE 371
 4
5
6
7
8
9
        Lab 3, Task 2
        This module implements the line drawer, lab3_task1_inputter,
        and VGA_framebuffer modules onto an FPGA board. The used
        input of this module is switch 0.
10
11
     */
12
13
     module DE1_SOC (HEX0, HEX1, HEX2, HEX3, HEX4, HEX5, KEY, LEDR, SW, CLOCK_50,
14
        VGA_R, VGA_G, VGA_B, VGA_BLANK_N, VGA_CLK, VGA_HS, VGA_SYNC_N, VGA_VS);
15
        //fpga inputs and outputs
output logic [6:0] HEX0, HEX1, HEX2, HEX3, HEX4, HEX5;
output logic [9:0] LEDR;
input logic [3:0] KEY;
input logic [9:0] SW;
//clock signal
16
17
18
19
20
21
22
23
        //clock signal
        input CLOCK_50;
        //vga screen outputs
24
        output [7:0] VGA_R;
25
        output [7:0] VGA_G;
26
27
28
29
        output [7:0] VGA_B;
        output VGA_BLANK_N;
        output VGA_CLK;
        output VGA_HS;
output VGA_SYNC_N;
30
31
        output VGA_VS;
32
        //hex displays are off
assign HEX0 = '1;
33
34
        assign HEX0 =
35
        assign HEX1 =
36
        assign HEX2 =
37
        assign HEX3 =
38
        assign HEX4 =
39
                       '1;
        assign HEX5 =
        //switches light up if
40
41
        //corresponding switch is on
42
        assign LEDR = SW;
43
44
        //intermediate variables for
45
        //line_drawer and vga_framebuffer
46
        logic [9:0] x, a0, a1;
        logic [8:0] y, b0, b1;
47
        logic frame_start;
48
49
        logic pixel_color;
50
51
52
53
54
55
        logic ln_rst; //for resetting line_drawer independent of SW[0]
        //clock_divider for slower animation
        logic [31:0] clk;
        clock_divider cdiv (.clock(CLOCK_50), .divided_clocks(clk));
56
57
        //animator module to update line
58
        animator t2 (.clk(clk[23]), .reset(\simSW[0]), .x0(200), .x1(200), .w0(50), .w1(350),
59
                                               .a0(a0), .a1(a1));
60
61
62
        63
        logic dfb_en;
        64
65
66
        67
68
69
70
                  .VGA_BLANK_N, .VGA_SYNC_N);
71
        // draw lines between (x0, y0) and (x1, y1)
73
        line_drawer lines (.clk(CLOCK_50), .reset((\simSW[^{\circ}]) || (ln_rst)), .x0(a0), .y0(^{\circ}0),
```

```
.x1(a1), .y1(80), .x(x), .y(y), .internal_rst(ln_rst));
 75
76
77
 78
        endmodule
 79
 80
        module DE1_SoC_testbench();
 81
 82
             //reset variables for testbench
 83
            logic [6:0] HEXO, HEX1, HEX2, HEX3, HEX4, HEX5;
            logic [9:0] LEDR;
logic [3:0] KEY;
logic [9:0] SW;
 84
 85
 86
            logic CLOCK_50;
logic [7:0] VGA_R;
logic [7:0] VGA_G;
logic [7:0] VGA_B;
logic VGA_BLANK_N;
 87
 88
 89
 90
 91
            logic VGA_CLK;
 92
 93
            logic VGA_HS;
 94
            logic VGA_SYNC_N;
 95
            logic VGA_VS;
 96
 97
            //clock setup
 98
            parameter clk_pd = 100;
 99
            initial begin
100
                CLOCK_50 \leftarrow 0;
                forever_#(clk_pd /2) CLOCK_50 <= ~CLOCK_50;</pre>
101
102
            end //of clock setup
103
104
             //reinstantiate module
105
            DE1_SOC dut (.HEXO, .HEX1, .HEX2, .HEX3, .HEX4, .HEX5, .KEY, .LEDR, .SW, .CLOCK_50,
             .VGA_R, .VGA_G, .VGA_B, .VGA_BLANK_N, .VGA_CLK, .VGA_HS, .VGA_SYNC_N, .VGA_VS);
106
107
            //SW[4:1] are not used in this version anymore,
108
109
            //however SW[0] still is used as a "start" button,
110
             //tests to see if the system starts correctly.
            initial begin
111
                SW[4:0] <= 00000; @(posedge CLOCK_50 /16777216);
SW[4:0] <= 00001; @(posedge CLOCK_50 /16777216);
SW[4:0] <= 01001; @(posedge CLOCK_50 /16777216);
SW[4:0] <= 10001; @(posedge CLOCK_50 /16777216);
SW[4:0] <= 11001; @(posedge CLOCK_50 /16777216);</pre>
112
113
114
115
116
117
                $stop;
118
            end
119
        endmodule //testbench end
```