```
2
3
          Ben Davis
          2/15/24
EE 371
4
5
6
7
8
9
          Lab 4, Task 2
          This module uses the fsm, datapath, and hex converting modules to search through a ram for a data input. CLOCK_50 pin_is used,
          KEY[0] is the rest signal, Sw9 is the start signal, Sw7-0 are the data inputs. Its outputs are LEDR9 if the data is found, LEDR8 if
10
11
          the search is exhausted and the data is not found, and HEXO and 1
12
          to display the data's address in the ram
13
14
      */
15
16
17
      module binary_fpga (
                         input logic CLOCK_50, //clock
input logic [9:0] SW, //start and data input
input logic [3:0] KEY, //reset
output logic [9:0] LEDR, //found and not found
output logic [6:0] HEXO, //data address first digit
output logic [6:0] HEX1); //data address second digit
18
19
20
21
22
23
24
25
          //intermediate logic
          logic [4:0] L; //data address in ram
          logic clear, comp, hold, finish, found;
26
27
28
29
30
          data_bin asm (.clk(CLOCK_50), .A(SW[7:0]), .clear(clear), .comp(comp), .hold(hold),
31
                              .L(L), .finish(finish), .found(found));
32
33
34
35
          //logic for HEXO display
          logic [6:0] hexd0;
          hexadecimal hx0 (.in(L[3:0]), .out(hexd0));
36
37
          //logic for HEX1 display
38
39
          logic [6:0] hexd1;
          hexadecimal hx1 (.in(L[4]), .out(hexd1));
40
          assign HEX0 = (found) ? hexd0 : 7'b1111111;
41
          assign HEX1 = (found) ? hexd1 : 7'b1111111;
42
43
44
45
      endmodule
      //testbench
46
47
        timescale 1ps/1ps
48
      module binary_fpga_tb ();
49
50
          //reccall variables
51
52
53
54
55
56
57
          logic CLOCK_50;
          logic [9:0] SW, LEDR;
logic [3:0] KEY;
logic [6:0] HEXO, HEX1;
          binary_fpga dut (.CLOCK_50, .SW, .KEY, .LEDR, .HEX0, .HEX1);
58
          //clock setup
59
          parameter clk_pd =100;
60
          initial begin
61
              CLOCK_50 \ll 0;
62
              forever #(clk_pd /2) CLOCK_50 <= ~CLOCK_50;</pre>
          end //of clock setup
63
64
65
          //tests an instance where the input is 8'b1, and start is
66
          //pressed after one clock cycle
67
          initial begin
68
              KEY \leftarrow 4'b1000; SW \leftarrow 10'b0000000001; @(posedge CLOCK_50);
              KEY <= 4'b1000; SW <= 10'b1000000001; @(posedge CLOCK_50);
69
              KEY \ll 4'b1000; SW \ll 10'b1000000001; @(posedge CLOCK_50);
70
              KEY <= 4'b1000; SW <= 10'b1000000001; @(posedge CLOCK_50);
71
              KEY <= 4'b1000; SW <= 10'b1000000001; @(posedge CLOCK_50);
KEY <= 4'b1000; SW <= 10'b1000000001; @(posedge CLOCK_50);</pre>
```

```
74 KEY <= 4'b1000; SW <= 10'b1000000001; @(posedge CLOCK_50); KEY <= 4'b1000; SW <= 10'b1000000001; @(posedge CLOCK_50); $stop; end endmodule //test end
```