```
// VGA driver: provides I/O timing and double-buffering for the VGA port.
 1
 3
      module VGA_framebuffer(
          input logic clk, rst, input logic [9:0] x, // The x coordinate to write to the buffer. input logic [8:0] y, // The y coordinate to write to the buffer. input logic pixel_color, pixel_write, // The data to write (color) and write-enable.
 4
 5
6
7
8
9
          input logic dfb_en, // Double-Frame Buffer Enable
10
11
          output logic frame_start, // Pulse is fired at the start of a frame.
12
13
          // Outputs to the VGA port.
14
          output logic [7:0] VGA_R, VGA_G, VGA_B,
15
          output logic VGA_CLK, VGA_HS, VGA_VS, VGA_BLANK_N, VGA_SYNC_N
16
17
      );
18
          /*
19
20
          * HCOUNT 1599 0
                                               1279
                                                              1599 0
21
22
23
          *
                                 Video
                                                                _| Video
24
25
             |SYNC| BP |<-- HACTIVE -->|FP|SYNC| BP |<-- HACTIVE
26
27
28
29
                              VGA_HS
30
31
          // Constants for VGA timing.
          localparam HPX = 11'd640*2, HFP = 11'd16*2, HSP = 11'd96*2, HBP = 11'd48*2; localparam VLN = 11'd480, VFP = 10'd11, VSP = 10'd2, VBP = 10'd31;
32
          localparam VLN = 11'd480, VFP = 10'd11, VSP = 10'd2, localparam HTOTAL = HPX + HFP + HSP + HBP; // 800*2=1600
33
34
35
          localparam VTOTAL = VLN + VFP + VSP + VBP; // 524
36
37
          // Horizontal counter.
38
          logic [10:0] h_count;
39
          logic end_of_line;
40
41
          assign end_of_line = h_count == HTOTAL - 1;
42
          always_ff @(posedge clk)
43
              if (rst) h_count <= 0;</pre>
44
45
              else if (end_of_line) h_count <= 0;</pre>
46
              else h_count <= h_count + 11'd1;</pre>
47
48
          // Vertical counter & buffer swapping.
49
          logic [9:0] v_count;
50
          logic end_of_field;
          logic front_odd; // whether odd address is the front buffer.
51
52
53
54
55
          assign end_of_field = v_count == VTOTAL - 1;
          assign frame_start = !h_count && !v_count;
56
          always_ff @(posedge clk)
57
              if (rst) begin
58
                  v_{count} <= 0;
59
                  front_odd <= 0;
              end else if (end_of_line)
60
61
                  if (end_of_field) begin
62
                      v_count <= 0;</pre>
                      front_odd <= !front_odd;</pre>
63
64
                  end else
65
                      v_count <= v_count + 10'd1;</pre>
66
67
          // Sync signals.
          assign VGA_CLK = h_count[0]; // 25 MHz clock: pixel latched on rising edge.
assign VGA_HS = !(h_count - (HPX + HFP) < HSP);
assign VGA_VS = !(v_count - (VLN + VFP) < VSP);</pre>
68
69
70
          assign VGA_SYNC_N = 1; // Unused by VGA
71
72
73
          // Blank area signal.
```

```
logic blank;
75
76
77
78
           assign blank = h_count >= HPX || v_count >= VLN;
           // Double-buffering.
logic buffer[640*480*2-1:0];
logic [19:0] wr_addr, rd_addr;
logic rd_data;
79
80
81
82
83
84
           assign wr_addr = \{y * 19'd640 + x, (!front_odd & dfb_en)\};
assign rd_addr = \{v\_count * 19'd640 + (h\_count / 19'd2), (front_odd & dfb_en)\};
85
           always_ff @(posedge clk) begin
                if (pixel_write) buffer[wr_addr] <= pixel_color;
if (VGA_CLK) begin</pre>
86
87
88
89
                    rd_data <= buffer[rd_addr];</pre>
                    VGA_BLANK_N <= ~blank;</pre>
90
                end
91
           end
92
93
           // Color output.
94
           assign {VGA_R, VGA_G, VGA_B} = rd_data ? 24'hffffff : 24'h000000;
95
96
```