

```

1  /*
2  Ben Davis
3  2/15/24
4  EE 371
5  Lab 4, Task 2
6
7  This module uses the fsm, datapath, and hex converting modules
8  to search through a ram for a data input. CLOCK_50 pin is used,
9  KEY[0] is the reset signal, SW9 is the start signal, SW7-0 are the
10 data inputs. Its outputs are LEDR9 if the data is found, LEDR8 if
11 the search is exhausted and the data is not found, and HEX0 and 1
12 to display the data's address in the ram
13
14 */
15
16 module binary_fpga (
17     input logic CLOCK_50, //clock
18     input logic [9:0] SW, //start and data input
19     input logic [3:0] KEY, //reset
20     output logic [9:0] LEDR, //found and not found
21     output logic [6:0] HEX0, //data address first digit
22     output logic [6:0] HEX1; //data address second digit
23
24 //intermediate logic
25 logic [4:0] L; //data address in ram
26 logic clear, comp, hold, finish, found;
27
28 fsm_bin fsm (.clk(CLOCK_50), .reset(~KEY[0]), .start(SW[9]), .finish(finish),
29             .clear(clear), .comp(comp), .hold(hold));
30
31 data_bin asm (.clk(CLOCK_50), .A(SW[7:0]), .clear(clear), .comp(comp), .hold(hold),
32             .L(L), .finish(finish), .found(found));
33
34 //logic for HEX0 display
35 logic [6:0] hexd0;
36 hexadecimal hx0 (.in(L[3:0]), .out(hexd0));
37
38 //logic for HEX1 display
39 logic [6:0] hexd1;
40 hexadecimal hx1 (.in(L[4]), .out(hexd1));
41
42 assign HEX0 = (found) ? hexd0 : 7'b1111111;
43 assign HEX1 = (found) ? hexd1 : 7'b1111111;
44
45 endmodule
46
47 //testbench
48 timescale 1ps/1ps
49 module binary_fpga_tb ();
50
51 //recall variables
52 logic CLOCK_50;
53 logic [9:0] SW, LEDR;
54 logic [3:0] KEY;
55 logic [6:0] HEX0, HEX1;
56
57 binary_fpga dut (.CLOCK_50, .SW, .KEY, .LEDR, .HEX0, .HEX1);
58
59 //clock setup
60 parameter clk_pd = 100;
61 initial begin
62     CLOCK_50 <= 0;
63     forever #(clk_pd / 2) CLOCK_50 <= ~CLOCK_50;
64 end //of clock setup
65
66 //tests an instance where the input is 8'b1, and start is
67 //pressed after one clock cycle
68 initial begin
69     KEY <= 4'b1000; SW <= 10'b0000000001; @(posedge CLOCK_50);
70     KEY <= 4'b1000; SW <= 10'b1000000001; @(posedge CLOCK_50);
71     KEY <= 4'b1000; SW <= 10'b1000000001; @(posedge CLOCK_50);
72     KEY <= 4'b1000; SW <= 10'b1000000001; @(posedge CLOCK_50);
73     KEY <= 4'b1000; SW <= 10'b1000000001; @(posedge CLOCK_50);
74     KEY <= 4'b1000; SW <= 10'b1000000001; @(posedge CLOCK_50);
75

```

```
74         KEY <= 4'b1000; SW <= 10'b1000000001; @(posedge CLOCK_50);
75         KEY <= 4'b1000; SW <= 10'b1000000001; @(posedge CLOCK_50);
76
77         $stop;
78     end
79 endmodule //test end
```