```
1
23456789
          Ben Davis
          2/15/24
EE 371
          Lab 4, Task 2
          This module controls the data_bin file, and the binary search
          of the ram. It has a clock input, a reset input, a start input to begin the search, and a finish input so it can adjust the
10
          datapath to halt the search process. It has three outputs, clear
11
          for resetting the datapath, comp to execute a cycle of the search process, and hold to stall the process (either to synch with the
12
13
          ram or after it has completed).
14
15
      */
16
17
      module fsm_bin (
18
                       input logic clk, //clock
                      input logic cik, //clock
input logic reset, //reset
input logic start, //start (user input)
input logic finish, //when the search is finished
output logic clear, //to clear the datapath
output logic comp, //execute the search
output logic hold); //stalls the search
19
20
21
22
23
24
25
26
27
28
30
31
          enum {off, load, run, done} ps, ns;
           //if there is a rest, go to state off
            //otherwise proceed to next state
          always_ff @(negedge clk) begin
32
               if(reset) begin
33
34
35
36
37
38
39
40
                   ps <= off;
               end else begin
                   ps <= ns;
               end
          end
          always_comb begin
41
               case(ps)
42
43
                   off:
                           if(start) ns <= load; //initial state</pre>
44
                           else ns <= off;</pre>
45
46
47
                   load: ns <= run; //holds, then proceeds to search state
48
                           if(finish) ns <= done; //executes search</pre>
49
                           else ns <= load; //proceeds to stop search if data is
50
51
52
53
54
55
56
57
                                                      found or exhausted
                   done: if(start) ns <= done; //holds until reset</pre>
                           else ns <= off;</pre>
               endcase
          end
          //outputs to control datapath based off present state
58
          assign clear = (ps==off);
59
          assign comp = (ps==run);
60
          assign hold = (ps==load);
61
      endmodule
62
       //testbench
      module fsm_bin_tb ();
63
64
65
           //recall variables
66
           logic clk, reset, start, finish, clear, comp, hold;
67
68
          fsm_bin dut (.clk, .reset, .start, .finish, .clear, .comp, .hold);
69
70
          //clock setup
71
          parameter clk_pd = 100;
72
          initial begin
73
              clk \ll 0;
```

```
forever #(clk_pd /2) clk <= ~clk;</pre>
75
76
77
                     end //of clock setup
                     //tests an instance where it takes five cycles to search the ram initial begin
78
                             reset <= 1; start <= 0; finish <= 0; @(posedge clk); reset <= 0; start <= 1; finish <= 0; @(posedge clk); reset <= 0; start <= 1; finish <= 0; @(posedge clk); reset <= 0; start <= 1; finish <= 0; @(posedge clk); reset <= 0; start <= 1; finish <= 0; @(posedge clk); reset <= 0; start <= 1; finish <= 0; @(posedge clk); reset <= 0; start <= 1; finish <= 0; @(posedge clk); reset <= 0; start <= 1; finish <= 1; @(posedge clk);
79
80
81
82
83
84
85
86
                             $stop;
87
                     end
88
             endmodule //test end
```