part1.v

```
2
3
         Ben Davis
         2/23/24
EE 371
 4
 5
6
7
8
9
         Lab 5 Task 1 and 2
         This module implements the audio_codec interface to the
         Labsland FPGA board. I did not create this document, I
         only edited parts of it and it is highlighted in the comments under the text "Task 2" and "Task 1."
10
11
12
13
     module part1 (CLOCK_50, CLOCK2_50, KEY, SW, FPGA_I2C_SCLK, FPGA_I2C_SDAT, AUD_XCK,
14
                      AUD_DACLRCK, AUD_ADCLRCK, AUD_BCLK, AUD_ADCDAT, AUD_DACDAT);
15
         input CLOCK_50, CLOCK2_50;
input [0:0] KEY;
input [9:9] SW;
16
17
18
         // I2C Audio/Video config interface
19
20
         output FPGA_I2C_SCLK;
21
         inout FPGA_I2C_SDAT;
22
         // Audio CODEC
23
         output AUD_XCK;
24
         input AUD_DACLRCK, AUD_ADCLRCK, AUD_BCLK;
25
         input AUD_ADCDAT;
26
27
28
29
         output AUD_DACDAT;
         // Local wires.
         wire read_ready, write_ready, read, write;
         wire [23:0] readdata_left, readdata_right;
wire [23:0] writedata_left, writedata_right;
30
31
32
         wire reset = ~KEY[0];
33
         34
35
         36
37
38
                                                      START OF TASK 2
         //
39
         wire [23:0] q; //intermediate value for the rom content
reg [15:0] addr; //interm value for the rom address
40
41
42
43
         //rom instantiation
44
         rom_B4 rn (.address(addr), .clock(CLOCK_50), .q(q));
45
46
         //if the sw9 is on, then increment rom address
47
         //only updates when the read_ready signal is true always @(posedge read_ready) begin
48
49
            if(SW[9]) begin
50
                addr <= addr + 1;
51
52
53
54
55
            end else begin
                addr \leftarrow 16'b0;
            end
         end
56
         //
//if sw9 is on, writedata is from the rom
57
58
         //otherwise it is from the readdata of the mp3
         assign writedata_left = (SW[9]) ? q : readdata_left;
59
         assign writedata_right = (SW[9]) ? q : readdata_right;
60
61
         assign read = read_ready;
62
         assign write = write_ready;
63
         //
                                                      END OF TASK 2
64
65
66
                                                   TASK 1
         assign writedata_left = readdata_left;
67
68
         assign writedata_right = readdata_right;
69
         assign read = read_ready;
70
         assign write = write_ready;
71
72
73
```

```
Audio CODEC interface.
 76
 77
          The interface consists of the following wires:
         read_ready, write_ready - CODEC ready for read/write operation readdata_left, readdata_right - left and right channel data from the CODEC
 78
 79
 80
       // read - send data from the CODEC (both channels)
      // writedata_left, writedata_right - left and right channel data to the CODEC
// write - send data to the CODEC (both channels)
// AUD_* - should connect to top-level entity I/O of the same name.
// These signals go directly to the Audio CODEC
 81
 82
 83
 84
 85
          I2C_* - should connect to top-level entity I/O of the same name.
       86
 87
 88
          clock_generator my_clock_gen(
 89
              // inputs
             CLOCK2_50,
 90
 91
             reset,
 92
 93
              // outputs
 94
             AUD_XCK
 95
          );
 96
 97
          audio_and_video_config cfg(
 98
              // Inputs
 99
             CLOCK_50,
100
             reset,
101
102
              // Bidirectionals
             FPGA_I2C_SDAT, FPGA_I2C_SCLK
103
104
105
          );
106
107
          audio_codec codec(
108
              // Inputs
109
             CLOCK_50,
110
             reset,
111
112
             read, write,
113
             writedata_left, writedata_right,
114
115
             AUD_ADCDAT,
116
117
             // Bidirectionals
118
             AUD_BCLK,
119
             AUD_ADCLRCK,
120
             AUD_DACLRCK,
121
122
             // Outputs
             read_ready, write_ready,
readdata_left, readdata_right,
123
124
125
             AUD_DACDAT
126
          );
127
128
      endmodule
129
130
```

131