```
2
         Ben Davis
         1/22/24
EE 371
 4
5
6
7
8
9
         Lab 2, Task 1
         This module implements a 32x4 ram and uses the hexadecimal
         module. It takes in CLOCK_50, KEYO as a reset, SW9 as a write
         enable, Sw3-0 as the input data, and Sw8-4 as the data address.
10
        It also outputs the data output on hex 0, the input data on hex 2, and the data address on hex 4 and 5. All hex data is
11
12
         displayed in hexadecimal format.
13
14
     */
15
16
17
     module DE1_SoC_RAM_32x4 (SW, KEY, HEX0, HEX2, HEX4, HEX5);
         //setup logic variables for FPGA input logic [9:0] SW;
18
        input logic [3:0] KEY;
output logic [6:0] HEXO;
output logic [6:0] HEX2;
19
20
21
22
23
         output logic [6:0] HEX4;
         output logic [6:0] HEX5;
24
         //intermediate logic
25
         logic [3:0] out;
26
27
28
29
         //instantiate the ram
         //conversion of binary data to hexadecimal format
//on 7 segment active low hex displays
30
31
         //also use of more intermediate data
         logic [6:0] z_out;
32
33
         hexadecimal zero (.in(out), .out(z_out));
34
35
         logic [6:0] two_out;
36
         hexadecimal two (.in(SW[3:0]), .out(two_out));
37
38
         logic [6:0] four_out;
39
         hexadecimal four (.in(SW[7:4]), .out(four_out));
40
41
         logic [6:0] five_out;
         hexadecimal five (.in(SW[8]), .out(five_out));
42
         //assignment of hex displays
43
44
         assign HEX0 = z_out;
45
         assign HEX2 = two_out;
46
         assign HEX4 = four_out;
47
         assign HEX5 = five_out;
48
49
     endmodule
50
     //testbench
51
52
53
     module DE1_SoC_RAM_32x4_testbench();
         //reset logic variables
         logic [9:0] SW;
logic [3:0] KEY;
logic [6:0] HEXO;
55
         logic [6:0] HEX2;
56
         logic [6:0] HEX4;
57
         logic [6:0] HEX5;
58
59
         //instantiate a case of this module
60
         DE1_SOC_RAM_32x4 dut (.SW, .KEY, .HEX0, .HEX2, .HEX4, .HEX5);
61
62
         // clock setup with KEY 0
63
         parameter clock_period = 100;
64
65
         initial begin
66
            KEY[0] \leftarrow 0
            forever #(clock_period /2) KEY[0] = ~KEY[0];
67
68
         end // of clock setup
69
70
         //this instance tests two pieces of data being written into the
71
         //ram and then being read immediately afterwards
         initial begin
73
            SW[8:4] <= 5'b01000; SW[3:0] <= 4'b0101; SW[9] <= 1; @(posedge KEY[0]);
```

```
SW[8:4] <= 5'b01000; SW[3:0] <= 4'b0101; SW[9] <= 0; @(posedge KEY[0]);
SW[8:4] <= 5'b01000; SW[3:0] <= 4'b0101; SW[9] <= 0; @(posedge KEY[0]);
SW[8:4] <= 5'b00010; SW[3:0] <= 4'b0011; SW[9] <= 1; @(posedge KEY[0]);
SW[8:4] <= 5'b00010; SW[3:0] <= 4'b0011; SW[9] <= 0; @(posedge KEY[0]);
SW[8:4] <= 5'b00010; SW[3:0] <= 4'b011; SW[9] <= 0; @(posedge KEY[0]);
SW[8:4] <= 5'b01000; SW[3:0] <= 4'b0101; SW[9] <= 0; @(posedge KEY[0]);
SW[8:4] <= 5'b01000; SW[3:0] <= 4'b0101; SW[9] <= 0; @(posedge KEY[0]);
SW[8:4] <= 5'b01000; SW[3:0] <= 4'b0101; SW[9] <= 0; @(posedge KEY[0]);
STOR SW[8:4] <= 5'b01000; SW[3:0] <= 4'b0101; SW[9] <= 0; @(posedge KEY[0]);
STOR SW[8:4] <= 5'b01000; SW[3:0] <= 4'b0101; SW[9] <= 0; @(posedge KEY[0]);
STOR SW[8:4] <= 5'b01000; SW[3:0] <= 4'b0101; SW[9] <= 0; @(posedge KEY[0]);
STOR SW[8:4] <= 5'b01000; SW[3:0] <= 4'b0101; SW[9] <= 0; @(posedge KEY[0]);
STOR SW[8:4] <= 5'b01000; SW[8:0] <= 4'b0101; SW[9] <= 0; @(posedge KEY[0]);
STOR SW[8:4] <= 5'b01000; SW[8:0] <= 4'b0101; SW[9] <= 0; @(posedge KEY[0]);
STOR SW[8:4] <= 5'b01000; SW[8:0] <= 4'b0101; SW[9] <= 0; @(posedge KEY[0]);
STOR SW[8:4] <= 5'b01000; SW[8:0] <= 4'b0101; SW[9] <= 0; @(posedge KEY[0]);
STOR SW[8:4] <= 5'b01000; SW[8:0] <= 4'b0101; SW[9] <= 0; @(posedge KEY[0]);
STOR SW[8:4] <= 5'b01000; SW[8:0] <= 4'b0101; SW[9] <= 0; @(posedge KEY[0]);
STOR SW[8:4] <= 5'b01000; SW[8:0] <= 4'b0101; SW[9] <= 0; @(posedge KEY[0]);
STOR SW[8:4] <= 5'b01000; SW[8:0] <= 4'b0101; SW[9] <= 0; @(posedge KEY[0]);
STOR SW[8:4] <= 5'b01000; SW[8:0] <= 4'b0101; SW[9] <= 0; @(posedge KEY[0]);
STOR SW[8:4] <= 5'b01000; SW[8:0] <= 4'b0101; SW[9] <= 0; @(posedge KEY[0]);
STOR SW[8:4] <= 5'b01000; SW[8:0] <= 4'b0101; SW[9] <= 0; @(posedge KEY[0]);
STOR SW[8:4] <= 5'b01000; SW[8:0] <= 4'b0101; SW[9] <= 0; @(posedge KEY[0]);
STOR SW[8:4] <= 5'b01000; SW[
```