Square Kilometer Array South Africa

Internship technical report

KAT-7 GPU-accelerated Inverse Polyphase Filterbank

Author:
Benjamin Hugo

Department of Computer Science University of Cape Town bennahugo@aol.com $Advisor: \\ \text{Ludwig Schwardt}$

February 6, 2014

The results obtained in this report was made possible through the use of the ICTS High Performance HEX cluster of the University of Cape Town (UCT) hex.uct.ac.za. The author wishes to thank Andrew Lewis of UCT ICTS for the technical support he provided during this project.

Glossary

 $DFT \qquad Discrete \ Fourier \ Transform. \ 3, \ 4, \ 6$

FIR Finite Impulse Response. 3, 4, 6 FPGA Field Programmable Gate Array. 5

lo Local Oscillator. 3

PFB Polyphase Filter Bank. 3 PR Perfect Reconstruction. 4, 5

VLBI Very Long Baseline Interferometry. 3

Contents

1	Intr	roduction	3	
2	Met	Method 3		
	2.1	Validation of the forward and inverse processes	3	
	2.2	Validation of the GPU version	5	
	2.3	Optimizations on the GPU-accelerated synthesis filter bank	6	
3	Res	sults	7	
4	Fut	ure works	8	

1 Introduction

At its core Very Long Baseline Interferometry (VLBI) is an interferometry process where the output from several radio antennae are combined to form an equivalent output to a telescope of the size equal to the distance between the furthest two antennae in the VLBI array. For a comprehensive overview of the technique the reader is referred to the detailed introduction by Middelberg et al. [2]. Several such extended arrays exist including the European VLBI network and the Very Long Baseline Array. The hope is to include the KAT-7 in future VLBI observations.

Traditionally the process required raw data to be dumped to a storage medium, say tape and physically shipped to a correlator where the data from several telescopes could be combined. The new trend in VLBI is to perform real-time correlation between antennae using high-speed internet connections and is known as 'eVLBI'. Both the Australian Long Baseline Array and the European VLBI network has performed successful eVLBI observations.

Ultimately the problem being investigated (at least in part by this report) can be boiled down to converting data sent over the SPEAD protocol (employed internally by the KAT-7 array) to the VDIF format. This conversion process includes a necessary first step where the current sampling rate of 800 MHz 1 is reduced to 128 MHz through $Digital\ Downconversion$. The basic operation involves the following three steps:

- 1. Mixing. Where the signal is shifted down to baseband (frequency 0 of the spectrum), by mixing the signal with a tone produced by a Local Oscillator (lo). This is simply a generated sine wave at the lower end of the sub-spectrum to be extracted. This is simply done by an element-wise multiplication of the original signal with the local oscillator tone. In essence mixing is not a linear (refer to [3, ch. 5]) process. If f was a single channel in the frequency domain then mixing produces replicated channels at $f f_{lo}$ and $f + f_{lo}$.
- 2. Filtering. In order to eliminate aliasing in the frequency domain due to mixing and frequencies above the new sampling rate we use a Finite Impulse Response (FIR) filter with the cutoff set at the rate $\frac{1}{2}f_{decimated}$ to comply with the Nyquest sampling theorem (see [3, ch. 3]).
- 3. Interpolation and Decimation. The reader is referred to http://www.dspguru.com/dsp/faqs/multirate/basics for an overview of the process.

There is, however, a further complication to deal with, before this downconversion process. The KAT-7 beamformer produces a series of frequency spectra². If no filtering was applied these spectra the undo operation would only have involved applying the inverse Discrete Fourier Transform (DFT). However, the original voltage data went through a filter-bank operation in a process known as the Polyphase Filter Bank (PFB). This method is also known as the Weighted Window Overlap method. It is ideal for computing Short Time Discrete Fourier Transforms subsections of very long signals. The reader is referred to https://casper.berkeley.edu/wiki/The_Polyphase_Filter_Bank_Technique for a detailed description on this technique.

2 Method

2.1 Validation of the forward and inverse processes

The forward PFB process can be thought of as a very basic analysis filter bank, whereas the inverse process can be thought of as a synthesis filter bank. The analysis filter bank uses a Hamming-windowed

¹According to the KAT-7 Data Interface document


²Each with 1024 channels according to the KAT-7 Data Interface

FIR with P=8 banks of N=1024 elements, with no up or down-sampling stages ³. Our implementation focusses on 8-bit sized samples produced by the KAT-7 beamformer ⁴, but could easily adapted to other sample-sizes, as well as prototype filter lengths.

The key differences between the analysis and synthesis processes are:

- 1. If H[n] is the prototype FIR filter and the analysis filter bank uses the subfilters $H_1[n], H_2[n] \dots H_P[n]$ each of length N then the synthesis filter bank uses the subfilters $\bar{H}_1[N-n-1], \bar{H}_2[N-n-1] \dots \bar{H}_P[N-n-1]^5$
- 2. The commutator is flipped around (as shown on page 10 of Zhou's report) and therefore the sub filters should be processed in reverse order.

We've implemented both the basic analysis and synthesis filter banks, as well as the necessary tools to analyse the performance of this basic filter bank construction. As shown in figure 1 the analysis filter bank successfully limits leakage of any frequencies that lie between the centers of the bins in of the DFT. This confirms that our basic analysis filter bank construction is correct.





(b) Filtered analysis filter bank

(a) Unfiltered analysis filter bank

Figure 1: Example of DFT leakage. It is clear that the unfiltered analysis filter bank suffers severely when containing frequencies even slightly off the bin centers of the DFT. Its filtered counterpart produces crisp binning of both centered and uncentered frequencies.

The synthesis filter bank construction was tested through cross correlation with the original input signal. A surefire way of determining if there is a correlation between the two processes is to use Gaussian noise as input signal. Perfect Reconstruction (PR) requires that the signal only varies in the following two ways:

- 1. The output signal may be shifted by some Δ time steps.
- 2. The output signal may be scaled by a constant.


The signal shift may be found by the following method (where x[t] is the input to the analysis filter and y[t] is the output of the synthesis filter):


$$\Delta = \mathop{argmax}_{t}(x[t] \star y[t]) \tag{1}$$

 $^{^3{\}rm According}$ to information provided by Jason Manley

⁴According to the KAT-7 Data Interface document

⁵Findings published in an in-house final technical report titled 'A review of polyphase filter banks and their application'. Daniel Zhou. Air Force Research Laboratory, Information Directorate, Rome Research Site, Rome, New York.





(a) Cross correlation between x[t] and y[t]

(b) Auto correlation of x[t]

Figure 2: It is clear that even for Gaussian noise the synthesis filter bank achieves a limited reconstruction - the correlation between the reconstructed and input signals is about 6 times weaker than the auto correlation of the input signal. The reader should also notice that it appears that $\Delta = -N(P-1)$. This observation was made for trials with input signals of different lengths, but we have not rigorously proven this and it should not be taken as a fact. Future expansion, testing and debugging should use the cross correlation to determine Δ .

According to Parishwad Vaidyanathan [4] this basic filter bank cannot achieve PR and have to be modified in order to do so. This involves modifying both the analysis and synthesis filter banks. In our situation this is not plausible, since the only the basic form of an analysis filter bank is implemented on Field Programmable Gate Arrays (FPGA) due to their simple construction and fast evaluation times [4]. Vaidyanathan goes on to state that the synthesis filter bank requires subfilters of much greater length to obtain reasonably good reconstruction and is therefore computationally prohibiting. That said, as the reader can see from figure 2, $x[t] \star y[t]$ shows that our basic synthesis filter bank achieves limited reconstruction.

TODO:::::Discuss SNR once Ludwig has confirmed it is correct...

2.2 Validation of the GPU version

We will for now only focus on the most basic construction to determine what throughput rates can be achieved, as well as the quality of the reconstruction. The full source code along with test and analysis suite should be included with this report. With this suite the C++ CUDA GPU code is validated against a serial python implementation. The reader should have GCC 4.6 installed along with the NVIDIA nvcc compiler toolkit 5.0 redistributable. Although the code should work under any platform we have only tested this under recent GNU/Linux kernels. Another requirement is that the user have a Compute Capability ≥ 2.0 installed on their system. To run the test suite the user should have Python 2.7 along with the SciLab suite of packages installed (including NumPy, SciPy and MatPlotLab).

In order to validate that the GPU version is in fact producing valid results we've tested it against the output of our Python synthesis filter bank. The Mean Squared Error is defined as:

$$MSE(input_1,input_2) := \frac{\sum_{k=0}^{L-1} (input_1[k]-input_2[k])^2}{L} \text{ where } ||input_1|| = ||input_2|| = L \qquad (2)$$

By generating 0.976 GiB of Gaussian noise we determined these following characteristics for the two output files:

Metric	Python Synthesis Bank	GPU Synthesis Bank
\bar{x}	-0.000307	-0.000307
σ^2	2.969016	2.969015
Mean Squared Error	0.000001	

This subtle difference between the output files may be attributed to both floating-point rounding errors and the fact that we discarded the last non-redundant sample of FFT output. Different FFT implementations may behave differently under this situation and may produce slightly different results. It should be noted that here the GPU has processed the file in several batches as we will explain next.

2.3 Optimizations on the GPU-accelerated synthesis filter bank

The GPU version has been constructed with the requirements of real-time operation in mind. Although it has not been integrated into a SPEAD receiver, the device simply has to be initialized once. The GPU will allocate all the memory it requires during this initialization process. After this initialization step the user can send batches of any size off to the GPU for processing on a rolling bases, as long as one batch is fully processed before the next batch is started. The GPU inverts all the DFTs in a combined operation and keeps track of the last $P\dot{N}$ N-sized inverse DFT, by keeping a persistent buffer between batches. The only hard constraint placed on this batching process is that the size of the batch is an integral multiple of N (the length of each analysis spectrum as mentioned earlier). At this point we wish to make the reader aware of subtlety in the output data received from the beamformers. Although a real-valued inverse DFT will require $\frac{N}{2}+1$ non-redundant samples to perform a computation the last frequency bin is discarded before we receive it. The author has assumed $X_{filtered}[f=1025]=0$ in his construction of the analysis and synthesis filterbanks.

Care has been taken in optimizing the GPU code according to the architectural requirements of GPUs:

- 1. Memory copies to and from the device is done in batches to improve latency
- 2. Memory accesses have been coalesced, including necessary padding to align memory to the 128 byte memory boundaries of Compute Capability 2.0. This constant can be adjusted for later architectures if necessary. At this point we should warn the reader that N must be a multiple of 128 for this coalescing scheme to function as intended.
- 3. Memory transfers to and from the GPU have been optimized by pinning host memory to primary memory so that they do not get paged out to disk by the memory controller of the host operating system.
- 4. DFTs are computed in batches using the NVIDIA cufft libraries using the Fast Fourier Transform.
- 5. CUDA streams are used to run kernels and memory copies asynchronously whenever possible. This adds an additional level of parallelism to the solution.
- 6. We investigated using the cached texture memory to store the prototype FIR filter coefficients. This did not provide greater throughputs compared to coalesced global memory accesses. We note for future reference that it is probably not worthwhile copying these filter taps to constant device memory as this memory only provides better throughputs when multiple threads (usually either a half-warp or warp of 32 threads) access the same element simultaneously. This is not true in our situation and using constant memory will result in serialization of the entire group of threads!
- 7. In compliance with the limitations of compute capability 2.0^6 devices we split the number of blocks executed in each grid between the x and y dimensions of the grid.

⁶Compute Capability 2.0 accepts a maximum of 65536 blocks per grid dimension

8. As it stands the computations of the basic synthesis filter bank did not require the use of shared memory. If kernels are added at a latter stage care should be taken to avoid bank-conflicts between warps of threads. The reader is referred to GPU Gems 3 [1, ch. 3] for a short introduction to this architectural constraint.

The user should manually tweak the memory allocation to fulfill their needs. All these constants are defined in the header file <code>inv_pfb.h</code>. It should be pointed out that the card should be completely filled with data in order to achieve good occupancy and offset relatively slow memory transfers through the PCI express bus.

3 Results

We have recorded performance measurements on a Tesla M2090 and a single core (Python implementation) of a AMD Opteron 6274 clocked at 2200 MHz with 128 GiB primary memory, clocked at 1333 MHz. These timings include memory transfer costs between the host and the GPU. It would be considered an unfair comparison if they are neglected.




Figure 3: These results indicates that the GPU significantly outperforms its serial counterpart. Additionally, when the GPU version is executed on a much larger file of almost 4 GiB the throughput increases to 8.20 Gbps - more than a 273x speedup! These rates well exceeds the requirements for real-time synthesis. It does, however, show that the GPU memory should be saturated with data in order to offset the memory transfer between the host and device.

Although this speedup seems remarkably good the author want to caution the reader that, ideally, the optimized GPU version should be compared to an parallel optimized CPU version. Not only can we easily parallelize this algorithm using OpenMP, but there is also opportunity here to exploit the full parallel capabilities of modern processors, by making use of the special vectorized instruction sets like Intel/AMD Streaming SIMD Extensions or Intel AVX. The latter can perform up to 8 32-bit floating-point operations per core simultaneously, by loading 8 elements into a special 256-bit register. This approach, coupled with higher CPU clock speeds may reduce this speedup significantly if executed on an 8 or 16 core server CPU, and by extension the latest Intel Xeon Phi co-processors.

4 Future works

The filterbank operation has complexity of O(n). Therefore it is reasonable to assume that if the subfilters are expanded by a constant factor the computation time will also increase in a linear fashion. The next investigation should focus on extending the lengths of the subfilters in order to obtain better reconstructions.

References

- [1] Mark Harris, Shubhabrata Sengupta, and John D Owens. Parallel prefix sum (scan) with cuda. GPU gems, 3(39):851-876, 2007.
- [2] Enno Middelberg and Uwe Bach. High resolution radio astronomy using very long baseline interferometry. Reports on Progress in Physics, 71(6):066901, 2008.
- [3] Steven W Smith et al. The scientist and engineer's guide to digital signal processing. 1997.
- [4] Parishwad P Vaidyanathan. Multirate digital filters, filter banks, polyphase networks, and applications: A tutorial. *Proceedings of the IEEE*, 78(1):56–93, 1990.