

## Review:

- for exam: -representing information (binary, hex, ASCII, floating pt.)
- ARM (all topics related to lectures / labs)
- memories & caches
- C code (like in Lab 7)
- convert -800 to 2's complement.

$$+800 = 8 \times 100 = 8(64 + 32 + 4) = 2^3(2^6 + 2^5 + 2^2) \\ = 2^9 + 2^8 + 2^5 \\ = 0110010000_2$$

$$-800 = (1001110000)_2$$

- convert -512 (use min # of bits)

$$+512 = 2^9 = 0100000000$$

$$-512 = 1000000000$$

- What's the decimal value of the 2's complement number of 1?

with 1 bit { 0  
1 } -1

- Addition:

|           |            |   |   |   |   |   |   |
|-----------|------------|---|---|---|---|---|---|
|           | 0          | 1 | 1 | 0 | 1 | 0 | 1 |
|           | 0          | 1 | 1 | 1 | 0 | 0 | 0 |
| +         |            |   |   |   |   |   |   |
| <u>  </u> | 1010011001 |   |   |   |   |   |   |

## Interrupts (Exception) Example

// Example uses KEY interrupts. The ISR shows on  $\text{HEx}_{2-0}$  the name of the

// inst. that will get executed next on return from the interrupt.

.global -start

CPSR

|   |   |   |   |   |   |   |   |   |      |
|---|---|---|---|---|---|---|---|---|------|
| N | Z | C | V | / | / | I | F | T | Mode |
|---|---|---|---|---|---|---|---|---|------|

```

-start:    MOV R1, #0b11010010 // I=1 (disabled)
           mode = IRQ
           MSR CPSR, R1

           LDR SP, =0x40000 // set IRQ sp

           MOV R1, #0b11010011 // I=1 (disabled),
           mode = SVC
           MSR CPSR, R1

           LDR SP, =0x20000 // set SVC sp

           BL CONFIG_GIC //enable interrupts from KEYS in GIC

           LDR RD, =0xFF200000 // KEY port

           mov R1, #0xF

           STR R1, [RD, #8] // write to KEY interrupt mask register.

           mov RD, #0b01010011 // I=0, mode = SVC

           msr CPSR, RD //enable IRQ exception for ARM

```

Loop:

AND

"

}

EOR

"

Some random operand.

ORR

"

AND

"

EOR

"

DRR

"

B

Loop

-we need to provide an IRQ handler that checks for interrupts from the KEYS, and an interrupt service routine for the KEYS. The ISR has to check which instruction in the loop will be executed. on returned from the exception (AND, EOR, ORR, B). Display on HEX2-0

Requirement : exception vector table, IRQ handler, KEY\_ISR

.section .vectors, "ax"

B -Start //reset.

|       |   |                                  |
|-------|---|----------------------------------|
| .word | 0 | // undefined inst.               |
| .word | 0 | // SVC exception.(maybe on exam) |
| .word | 0 | // abort instruction             |
| .word | 0 | // abort data                    |
| .word | 0 | // unused.                       |

B SERVICE - IRQ

.word 0 //FIQ

SERVICE - IRQ: PUSH {R0 ~ R5, LR}

//Read from GIC to get the interrupt ID

LDR R4, =0xFFFFEC100

LDR R5, [R4, 0xC] //read ICCIAR.

GIC Registers used above

| Address     | 31 | ... | 10 | 9 | 8 | 7 | ... | 1 | 0 | Register name |
|-------------|----|-----|----|---|---|---|-----|---|---|---------------|
| 0xFFFFEC100 |    |     |    |   |   |   |     |   | E | ICCIAR        |
| 0xFFFFEC104 |    |     |    |   |   |   |     |   |   | ICCPMR        |
| 0xFFFFEC10C |    |     |    |   |   |   |     |   |   | ICCIAR        |
| 0xFFFFEC110 |    |     |    |   |   |   |     |   |   | ICCEOIR       |

CMP R5, #73 //check if it's KEYs ?

OH-NO: BNE OH-NO

LDR R0, [LR, #-4] //read machine code. of the  
//inst. that will be executed.

BL KEY\_ISR // print to Hex-0

STR R5, [R4, 0x0] // clear interrupt from ICCEOIR

POP {R0~R5, LR}

SUBS PC, LR, #4 //return from exception.

OP-CODE:  
 0000 AND  
 0001 EOR  
 1100 ORR

//machine code is in RD, we "print" to HEX2-0

KEY\_ISR: PUSH {LR}

LSR RD, #21

AND RD, #0xF //isolated the Opcode.

BL DISPLAY\_OP

END\_ISR: LDR RD, =0xFF200050 //KEY port

MOV R2, #0XF

STR R2, [RD, #0xC] //clear interrupt by writing  
//to Edge-Capture.

POP {PC} //return to SERVICE-IRQ

//Op-code is in RD

DISPLAY\_OP: CMP RD, #0b0000 //is it AND?

BNE NEXT

LDR RD, =0b01110110101010... //1-1-1-1

B STORE

NEXT: ... check for EOR, then ORR....

:

STORE: LDR R1, =0xFF200020 //HEX DISPLAY

STR RD,[R1]

MOV PC,LR

- convert IEEE float to decimal: 0x42B20000

0100001010110010000...

133 - 127

6

$\therefore f = 1.01100... \times 2^6$

$$= 1011001.000\ldots$$

$$= \$9.00$$

-convert from decimal to IEEE float : -44.5

$$44 = \overbrace{32+8+4} = 2^5 + 2^3 + 2^2 = 101100$$

$$\frac{1}{2} = 0.1$$

$$\therefore f = 101100.1$$


$$\therefore f = \underbrace{110000100}_{c} \underbrace{01100}_{2} \underbrace{1}_{3} \underbrace{0}_{2} \ldots = 1.011001 \times 2^5$$

$$E = 5 + 127 = 132$$

$$= 10000100$$

$$f = (C2320000)_b$$

- Cache:  $2^{32}$  - byte memory space , 48 KByte cache, 64 bytes/line, 3-way set associative.



-how many bits are needed for T, S, w.

$$w: 64 \text{ bytes/line} \div 4 \text{ bytes/word} = 16 \text{ words/line}$$

$$w = 4 \text{ bits}$$

$$S: 48 \text{ KByte} \div 64 \text{ bytes/line} = 48 \times 2^10 \text{ lines.}$$

$$48 \times 2^10 \div 3 = 16 \times 2^4 = 2^4 \times 2^4 = 2^8 \text{ sets.}$$

$$S = 8 \text{ bits.}$$

$$T: 32 - 8 - 4 = 20 \text{ bits.}$$