

- The assembly program that you write is translated into machine code by "hand" (lab1), for automatically using an assembler. tool (lab2)
- The processor fetches (reads) one machine code instruction at a time into DIN from memory
- The instruction is held in the IR register, The FSM controls sel, r0in, r1in, ..., Ain, Gin, ... to execute the instruction in IR over multiple clock cycle

	T <sub>0</sub>	T <sub>1</sub>	T <sub>2</sub>	T <sub>3</sub>
mv	IR <sub>in</sub>	sel = rY rX <sub>in</sub> Done		
mvi	IR <sub>in</sub>	sel = DIN rX <sub>in</sub> Done		
add	IR <sub>in</sub>	sel = rY, A <sub>in</sub>	sel = rX Gin Add/sub = 0	sel = rX rX <sub>in</sub> Done
sub	IR <sub>in</sub>	sel = rY, A <sub>in</sub>	sel = rX Gin Add/sub = 1	sel = rX rX <sub>in</sub> Done

⊛ For mvi, the immediate data has to be on DIN in clock cycle T<sub>1</sub>

Verilog:

```
module proc (DIN, clock, Resetn, Run);
```

```
...
```

```
parameter T0 = 3'b000, T1 = 3'b001, ...;
```


(省略) // declare signals for IR<sub>in</sub>, R0<sub>in</sub>, R1<sub>in</sub>, ..., A<sub>in</sub>, G<sub>in</sub>, Sel, ...

```
wire [1:9] = IR;
```

```
reg [2:0] y, Y; //FSM
```

```
parameter mv = 3'b000, mvi = 3'b001, ...;
```

```
reg IR_reg (DIN, IRin, clock, IR); //instantiate the IR register.
```



```
//FSM state table
```

```
always @ (*)
```

```
case(y)
```

```
T0: if (!Run) Y = T0;
```

```
else Y = T1;
```

```
T1: if (Done) Y = T0;
```

```
else Y = T2;
```

```
T2: Y = T3;
```

```
T3: Y = T0;
```

```
default: Y = 3'bxxx;
```

```
endcase
```

```
//FSM FFs
```

```
always @ (posedge clock)
```

```
if (!Resetn) y <= T0;
```

```
else y <= Y;
```

```
//FSM outputs.
```

```
always @ (*)
```

```
begin
```

```
IRin = 0, ROin = 0, RIin = 0 .... Ain = 0, Gin = 0, ... //defaults.
```

```
case(y)
```

TO: IRin=1;

T1: case (IR[1:3])

mv: begin

sel=rY, rXin=1, Done=1;

end

mvi:

:

T2: :

T3: :

end.

// instantiate registers r0, r1, r2 ...

// define adder, subtractor module...

// define bus wire multiplexer.

endmodule.