



memory technology

- you have now used a # of memories: Onchip, SDRAM, PDR. The design of memory devices is complex. (especially true for DDR memory).

Onchip memory:


- is an example of static random access memory. (SRAM)

Storage cell =



example:

16x8 SRAM




Summary: The address activate one of the **word line**. This **row** of memory cells is then connected to the bit lines.

- Now consider a larger $2M \times 8$ SRAM. Obviously it can't be built as one column. chips have to \approx square. $2M \times 8$ storage cells. $2M \times 8 = 16M$ cells



$$2M = 2^1 \times 2^{20} = 2^{21} \text{ address} = 4k \times 4k$$


lines.



SDRAM and DDR

- these are examples of dynamic memory.

Storage cell:



- Since the storage cell is very small, then large capacity memories can be built.

- the capacitor will gradually lose its charge if storing a "1". To avoid this loss, the cell has to be accessed periodically (refresh)

example: 1GB DDR3 on the DE1-SOC board is implemented using two chips from ISSI called **IS43TR16256A** (256M rows, 16 bits per row)

- consider 1 of these chips: $256M \times 16 \text{ bits} = 4G \text{ bits storage}$


- The chip must \sim square.

Note: $256M = 2^8 \times 2^{20} = 2^8$ address input.

- There are actually A_{14-0} address inputs on the package;

These are shared for row and column address.
 - There are also three bank addr. BA 2-0

- There are 15 address inputs called A₁₄₋₀; this implies



⊛ 1k columns/bank with 16 bits in each column.

(10 column address bits)

Note: 4Gbits / 32k rows

$$= 128k \text{ bits/row} \div 16 = 8k \text{ columns/row}$$

$$= 1k \text{ columns/bank.}$$